Performance cloning: A technique for disseminating proprietary applications as benchmarks

Proceedings of the 2006 IEEE International Symposium on Workload Characterization, IISWC - 2006

Volumn , Issue , 2006, Pages 105-115

  Joshi, Ajay ^a   Eeckhout, Lieven ^b   Bell Jr , Robert H ^c   John, Lizy ^a  

^a The University of Texas at Austin   (United States)

^b GHENT UNIVERSITY   (Belgium)

^c IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTS; EMBEDDED BENCHMARKS; EMBEDDED MICROPROCESSORS; MEDIA BENCHES; MICRO-PROCESSORS; MICROARCHITECTURE; OPTIMAL PERFORMANCES; PERFORMANCE ATTRIBUTES; PERFORMANCE CHARACTERISTICS; POWER CONSUMPTIONS; REAL WORLDS; SYNTHESIS TECHNIQUES; SYNTHETIC BENCHMARKS; TARGET APPLICATIONS;

APPLICATIONS; CLONING; COMPUTER APPLICATIONS; GENETIC ENGINEERING; MICROPROCESSOR CHIPS;

BENCHMARKING;

EID: 42549100582     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2006.302734     Document Type: Conference Paper

References (37)

1. A. Srivastava and A. Eustace, "ATOM: A system for building customized program analysis tools", Technical Report 94/2, Western Research Lab, Compaq, March 1994.
2. AJ KleinOsowski and David J. Lilja, "MinneSPEC: A New SPEC Benchmark Workload Simulation-Based Computer Architecture Research," Computer Architecture Letters, vol.1, June 2002.
3. C. Hsieh and M. Pedram, "Microprocessor power estimation using profile-driven program synthesis," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 17(11), pp. 1080-1089, November 1998.
4. C. Luk et al., "PIN: Building Customized Program Analysis Tools with Dynamic Instrumentation,", Proceedings of International Conference on Parallel Architectures and Compilation Techniques, 2005.
5. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," Proceedings of International Symposium on Computer Architecture, 2000, pp. 83-94
6. D. Burger and T. Austin, "The SimpleScalar Toolset, version 2.0," University of Wisconsin-Madison Computer Sciences Department Technical Report #1342, 1997.
7. D. Ferrari, "On the foundations of artificial workload design," in Proceedings of AMC SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1984, pp. 8-14.
8. D. Thiebaut, "On the Fractal Dimension of Computer Programs and its Application to the Prediction of the Cache Miss Ratio," IEEE Transaction on Computers, vol. 38(7), pp. 1012-1026 July 1989.
9. D. Genbrugge, L. Eeckhout and K. De Bosschere, "Accurate Memory Data Flow Modeling in Statistical Simulation", in Proceedings of the 2006 International Conference on Supercomputing, pp. 87-96, June 2006.
10. D. Lilja, Measuring Computer Performance. Cambridge University Press, 2000.
11. E. S. Sorenson and J. K. Flanagan, "Evaluating Synthetic Trace Models Using Locality Surfaces," in Proceedings of the IEEE International Workshop on Workload Characterization, Nov. 2002, pp. 23-33.
12. G. Ganger, "Generating Representative Synthetic Workloads: An Unsolved Problem," in Proceedings of Computer Management Group Conference", 1995, pp. 1263-1269.
13. H.Curnow and B.Wichman, "A Synthetic Benchmark," Computer Journal, vol. 19(1), pp. 43-49, 1976.
14. J. Henning, "SPEC CPU2000: Measuring CPU Performance in the New Millennium", IEEE Computer, vol. 33(7), pp. 28-35, July 2000.
15. K. Keaton and D. Patterson, "Towards a Simplified Database Workload for Computer Architecture Evaluations," in Proceedings of IEEE Workshop on Workload Characterization, 1999, pp. 115-124.
16. K. Skadron, M. Martonosi, D. August, M. Hill, D. Lilja, and V. Pai, "Challenges in Computer Architecture Evaluation", IEEE Computer, vol. 36(8), pp. 30-36, August 2003.
17. K. Sreenivasan and A. Kleinman, "On the Construction of a Representative Synthetic Workload," Communications of the ACM, March 1974, pp. 127-133.
18. L. Eeckhout, R. Bell Jr., B. Stougie, K. De Bosschere, and L. John, "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies," in Proceedings of International Symposium on Computer Architecture, pp. 350-361, June 2004.
19. L. Eeckhout, S. Nussbaum, J.E. Smith, and K.De Bosschere, "Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox," IEEE Micro, vol. 23(5), pp. 26-38, Sept/Oct 2003.
20. M. Haungs et al. "Branch Transition Rate: A New Metric for Improved Branch Classification Analysis," in Proceedings of International Symposium on High Performance Computer Architecture, 2000, pp. 241-250.
21. M. Oskin, F. Chong, and M. Farrens, "HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Design", in Proceedings of International Symposium on Computer Architecture, June 2000, pp. 71-82.
22. P. Barford and M. Crovella, "Generating Representative Web Workloads for Network and Server Performance Evaluation," in Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1998, pp. 151-160.
23. R. Bell Jr. and L. John, "Efficient Power Analysis using Synthetic Testcases," in Proceedings of International Symposium on Workload Characterization, 2005, pp. 110-118.
24. R. Bell Jr. and L. John, "Improved Automatic Test Case Synthesis for Performance Model Validation," in Proceedings of International Conference on Supercomputing, 2005, pp. 111-120.
25. R. Bodnarchuk and R. Bunt, "A synthetic workload model for a distributed system file server", in Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1991, pp. 50-59.
26. R. Weiker, "Dhrystone: A Synthetic Systems Programming Benchmark," Communications of the ACM, pp. 1013-1030, Oct 1984.
27. R. Wunderlich, T. Wenish, B. Falsafi, and J. Hoe, "SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling," in Proceedings of International Symposium on Computer Architecture, June 2003, pp. 84-95.
28. S. Nussbaum and J.E. Smith, "Modeling Superscalar Processors via Statistical Simulation," in Proceedings of International Conference on Parallel Architectures and Compilation Techniques, Sept 2001, pp 15-24.
29. S. Sair, T. Sherwood, and B. Calder, "Quantifying Load Stream Behavior,", Proceedings of International Symposium on High Performance Computer Architecture, 2002.
30. T. Chilimbi. Efficient representations and abstractions for quantifying and exploiting data reference locality. In SIGPLAN Conference on Programming Languages Design and Implementation, pp. 191-202, 2001.
31. T. Conte and W-M.Hwu. Benchmark Characterization for Experimental System Evaluation. Proceedings of the 1990 Hawaii International Conference on System Sciences (HICSS), vol. I, Architecture Track, pp. 6-16, 1990.
32. V. Iyengar, L. Trevillyan, and P. Bose, "Representative traces for processor models with infinite cache", in Proceedings of International Symposium on High Performance Computer Architecture, 1996, pp. 62-73.
33. W. Wong and R. Morris, "Benchmark Synthesis Using the LRU Cache Hit Function," IEEE Transactions on Computers, vol. 37(6), pp. 637-645, June 1998.
34. Z. Kurmas et al., "Synthesizing Representative I/O Workloads Using Iterative Distillation," in Proceedings of International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2003, pp. 6-15.
35. The Embedded Microprocessor Benchmark Consortium http://www.eembc.org/
36. Standard Performance Evaluation Corporation www.spec.org/benchmarks.html
37. "Challenges in Capturing Real World Workloads into Benchmarks", Panel Discussion at Workshop on Workload Characterization 2004. http://www.iiswc.org/wwc7_slides/david.pdf