-
1
-
-
0021204160
-
Branch prediction strategies and branch target buffer design
-
J. K. E. Lee and A. J. Smith, "Branch prediction strategies and branch target buffer design", IEEE Computer, vol. 21, pp. 6-22, 1984.
-
(1984)
IEEE Computer
, vol.21
, pp. 6-22
-
-
Lee, J.K.E.1
Smith, A.J.2
-
2
-
-
0030651783
-
Target Prediction for Indirect Jumps
-
P. Chang, et al., "Target Prediction for Indirect Jumps", in 24th ISCA, 1997, pp. 274-283.
-
(1997)
24th ISCA
, pp. 274-283
-
-
Chang, P.1
-
3
-
-
0031594010
-
Accurate Indirect Branch Prediction
-
K. Driesen and U. Hölze, "Accurate Indirect Branch Prediction " in 25th ISCA, 1998, pp. 167-168.
-
(1998)
25th ISCA
, pp. 167-168
-
-
Driesen, K.1
Hölze, U.2
-
4
-
-
70349186064
-
Method and system for branch target prediction using path information
-
U.S. Patent 6601161
-
L. Rappoport, et al., "Method and system for branch target prediction using path information", U.S. Patent 6601161, 2003.
-
(2003)
-
-
Rappoport, L.1
-
5
-
-
0019893647
-
A Study of Branch Prediction Strategies
-
J. E. Smith, "A Study of Branch Prediction Strategies", in 8th ISCA, 1981, pp. 135-148.
-
(1981)
8th ISCA
, pp. 135-148
-
-
Smith, J.E.1
-
6
-
-
2342591856
-
The Intel Pentium M Processor: Microarhitecture and Performance
-
S. Gochman, et al., "The Intel Pentium M Processor: Microarhitecture and Performance", Intel Technology Journal, vol. 07, pp. 21-36, 2003.
-
(2003)
Intel Technology Journal
, vol.7
, pp. 21-36
-
-
Gochman, S.1
-
7
-
-
34249828455
-
Introduction to Intel Core Duo Processor Architecture
-
S. Gochman, et al., "Introduction to Intel Core Duo Processor Architecture", Intel Technology Journal, vol. 10, pp. 89-98, 2006.
-
(2006)
Intel Technology Journal
, vol.10
, pp. 89-98
-
-
Gochman, S.1
-
8
-
-
67649891267
-
The Alpha 21264 Microprocessor Architecture
-
R. E. Kessler, et al., "The Alpha 21264 Microprocessor Architecture", IEEE Micro, vol. 19 1999
-
(1999)
IEEE Micro
, vol.19
-
-
Kessler, R.E.1
-
9
-
-
0036290739
-
Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor
-
A. Seznec, et al., "Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor", in 29th ISCA, 2002, pp. 295-306.
-
(2002)
29th ISCA
, pp. 295-306
-
-
Seznec, A.1
-
10
-
-
0026867221
-
Alternative Implementations of Two-level Adaptive Branch Predictions
-
T.-Y. Yeh and Y. N. Patt, "Alternative Implementations of Two-level Adaptive Branch Predictions", in 19th ISCA, 1992, pp. 124-134.
-
(1992)
19th ISCA
, pp. 124-134
-
-
Yeh, T.-Y.1
Patt, Y.N.2
-
11
-
-
0026918390
-
lmproving the accuracy of dynamic branch prediction using branch correlation
-
S.-T. Pan, et al., "lmproving the accuracy of dynamic branch prediction using branch correlation", in 5th ASPLOS, 1992, pp. 76-84.
-
(1992)
5th ASPLOS
, pp. 76-84
-
-
Pan, S.-T.1
-
12
-
-
0030672489
-
The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference
-
E. Sprangle, et al., "The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference", in 24th ISCA, 1997, pp. 284-291.
-
(1997)
24th ISCA
, pp. 284-291
-
-
Sprangle, E.1
-
13
-
-
0031338573
-
The Bi-Mode Branch Predictor
-
C.-C. Lee, et al., "The Bi-Mode Branch Predictor", in 30th MICRO, 1997, pp. 4-13.
-
(1997)
30th MICRO
, pp. 4-13
-
-
Lee, C.-C.1
-
14
-
-
0030645118
-
Trading Conflict and Capacity Aliasing in Conditional Branch Predictors
-
P. Michaud, et al., "Trading Conflict and Capacity Aliasing in Conditional Branch Predictors", in 24th ISCA, 1997, pp. 292-303.
-
(1997)
24th ISCA
, pp. 292-303
-
-
Michaud, P.1
-
15
-
-
0032311964
-
The Yags Branch Prediction Scheme
-
A. Eden and T. Mudge, "The Yags Branch Prediction Scheme", in 31th MICRO, 1998, pp. 69-77.
-
(1998)
31th MICRO
, pp. 69-77
-
-
Eden, A.1
Mudge, T.2
-
16
-
-
64949160359
-
Branch predictor with serially connected predictor stages for improving branch prediction accuracy
-
U.S. Patent 6374349
-
S. McFarling, "Branch predictor with serially connected predictor stages for improving branch prediction accuracy", U.S. Patent 6374349, 2002.
-
(2002)
-
-
McFarling, S.1
-
19
-
-
0034831217
-
Dynamic Branch Prediction with Perceptrons
-
D. Jimenez and C. Lin, "Dynamic Branch Prediction with Perceptrons", in 7th HPCA, 2001, pp. 197-206.
-
(2001)
7th HPCA
, pp. 197-206
-
-
Jimenez, D.1
Lin, C.2
-
20
-
-
84944408863
-
Fast Path-Based Neural Branch Prediction
-
D. Jimenez, "Fast Path-Based Neural Branch Prediction", in 36th MICRO, 2003.
-
(2003)
36th MICRO
-
-
Jimenez, D.1
-
21
-
-
1842765540
-
Microbenchmarks for determining branch predictor organization
-
M. Milenkovic, et al., "Microbenchmarks for determining branch predictor organization", in Software Practice and Experience. vol. 34, 2004, pp. 465-487.
-
(2004)
Software Practice and Experience
, vol.34
, pp. 465-487
-
-
Milenkovic, M.1
-
22
-
-
31844437502
-
Code Placement for Improving Dynamic Branch Prediction Accuracy
-
D. Jimenez, "Code Placement for Improving Dynamic Branch Prediction Accuracy", in Proceedings of the 2005 PLDI, 2005, pp. 107-116.
-
(2005)
Proceedings of the 2005 PLDI
, pp. 107-116
-
-
Jimenez, D.1
-
23
-
-
31944440969
-
Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation
-
C.-K. Luk, et al., "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation", in PLDI, 2005, pp. 190 - 200.
-
(2005)
PLDI
, pp. 190-200
-
-
Luk, C.-K.1
-
24
-
-
84869622514
-
-
™ Performance Analyzer, http://www.intel.com
-
™ Performance Analyzer, http://www.intel.com
-
-
-
-
26
-
-
70349186065
-
Method and apparatus for implementing a set-associative branch target buffer
-
U.S. Patent 5574871
-
B. D. Hoyt, et al., "Method and apparatus for implementing a set-associative branch target buffer", U.S. Patent 5574871, 1996.
-
(1996)
-
-
Hoyt, B.D.1
-
27
-
-
70349187465
-
Microbenchmarks and Mechanisms for Reverse Engineering of Modern Branch Predictor Units
-
Masters Thesis, University of Alabama in Huntsville
-
V. Uzelac, "Microbenchmarks and Mechanisms for Reverse Engineering of Modern Branch Predictor Units", Masters Thesis, University of Alabama in Huntsville, 2007.
-
(2007)
-
-
Uzelac, V.1
|