Microbenchmarks for determining branch predictor organization

Software - Practice and Experience

Volumn 34, Issue 5, 2004, Pages 465-487

  Milenkovic, Milena ^a   Milenkovic, Aleksandar ^a   Kulick, Jeffrey ^a  

^a UNIVERSITY OF ALABAMA IN HUNTSVILLE   (United States)

Author keywords

Branch predictor; Compiler optimizations; Microbenchmarks; Performance monitoring

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; KNOWLEDGE BASED SYSTEMS; OPTIMIZATION; PROGRAM PROCESSORS;

BRANCH PREDICTORS; COMPILER OPTIMIZATIONS; MICROBENCHMARKS; PERFORMANCE MONITORING;

PROGRAM COMPILERS;

EID: 1842765540     PISSN: 00380644     EISSN: None     Source Type: Journal    
DOI: 10.1002/spe.572     Document Type: Article

References (16)

1. Intel® architecture optimization - reference manual, IA-32. Intel. http://www.intel.com/design/pentium4/manuals/248966.htm [July 2003].
2. Coleman CL, Davidson JW. Automatic memory hierarchy characterization. Proceedings 2001 IEEE International Symposium on Performance Analysis of Systems and Software, Tucson, AZ, 4-6 November 2001. IEEE, 2001; 103-110.
3. Saavedra-Barrera R. CPU performance evaluation and execution time prediction using narrow spectrum benchmarking. PhD Thesis, Computer Science Division, U.C. Berkeley, 1992.
4. Hennessy J, Patterson D. Computer Architecture: A Quantitative Approach. Morgan Kaufmann: San Mateo, CA, 2003.
5. Hinton G, Sager D, Upton M, Boggs D, Carmean D, Kyker A, Roussel P. The microarchitecture of the Pentium® 4 processor. Intel Technology Journal, http://www.intel.com/technology/itj/ql2001.htm [July 2003].
6. Sprangle E, Carmean D. Increasing processor performance by implementing deeper pipelines. Proceedings of the 29th Annual International Symposium on Computer Architecture, Anchorage. AK, 25-29 May 2002. ACM Press, 2002; 23-34.
7. IntelVTune™ performance analyzer. Intel, www.intel.com/software/ products/vtune/ [August 2002].
8. London K, Dongarra J, Moore S, Mucci P, Seymour K, Spencer T. End-user tools for application performance analysis using hardware counters. Proceedings of the ISCA 4th International Conference on Parallel and Distributed Computing Systems, Richardson, TX, 8-10 August 2001.
9. Smith JE. A study of branch prediction strategies. Proceedings of the 8th Annual International Symposium on Computer Architecture, Minneapolis, MN, 12-14 May 1981. ACM Press, 1981; 135-148.
10. Yeh TY, Patt YN. Two level adaptive training branch prediction. Proceedings of the 24th Annual International Symposium on Microarchitecture, Albuquerque, NM, 1991. ACM Press, 1991; 51-61.
11. Pan ST, So K, Rahmeh JT. Improving the accuracy of dynamic branch prediction using branch correlation. Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, MA, 12-15 October 1992. ACM Press, 1992; 76-84.
12. Evers M, Chang PY, Patt YN. Using hybrid branch prediction to improve branch prediction accuracy in the presence of context switches. Proceedings of the 23rd Annual International Symposium on Computer Architecture, Philadelphia, PA, 22-24 May 1996. ACM Press, 1996; 3-10.
13. Nair R. Dynamic path-based branch correlation. Proceedings of the 28th Annual International Symposium on Microarchitecture, Ann Arbor, MI, 29 November-1 December 1995. ACM Press, 1995; 15-23.
14. Sun Microelectronics. UltraSPARC user's manual, http://www.sun.com/ processors/manuals/802-7220-02.pdf [July 2003].
15. Intel. Intel® architecture software optimization reference manual. http://www.intel.com/design/PentiumIII/manuals/ [December 2001].
16. Milenkovic M, Milenkovic A, Kulick J. Demystifying Intel branch predictors. Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking, Anchorage, AK, 26 May 2002; 52-61.