System-level max power (SYMPO): A systematic approach for escalating system-level power consumption using synthetic benchmarks

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2010, Pages 19-28

  Ganesan, Karthik ^a   Jo, Jungho ^a   Bircher, W Lloyd ^a   Kaseridis, Dimitris ^a   Yu, Zhibin ^a   John, Lizy K ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

synthetic benchmark; system level power virus; thermal design point

Indexed keywords

COMPUTER HARDWARE; GENETIC ALGORITHMS; GREEN COMPUTING; PARALLEL ARCHITECTURES; SYSTEM STABILITY;

ASSEMBLY LANGUAGE; FULL SYSTEM SIMULATORS; INDUSTRY STANDARDS; MICRO ARCHITECTURES; POWER VIRUS; SYNTHETIC BENCHMARK; THERMAL DESIGNS; WORKLOAD GENERATION;

ELECTRIC POWER UTILIZATION;

EID: 78149243974     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1854273.1854282     Document Type: Conference Paper

References (29)

1. The industry changing impact of accelerated computing http://sites.amd.com/us/Documents/AMD-fusion-Whitepaper.eps.
2. Private Communication with Jason F Cantin, IBM.
3. Private Communication with Leslie Barnes, Advanced Micro Devices.
4. http://pages.sbcglobal.net/redelm.
5. http://www.mersenne.org/freesoft.
6. http://www.softpedia.com/get/System/Benchmarks/CPU-Burnin.shtml.
7. D. C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342. University of Wisconsin, Madison, June 1997.
8. T. Chou and K. Roy. Accurate power estimation of cmos sequential circuits. IEEE Transactions on VLSI Systems,, 1996.
9. L. D. Davis and M. Mitchel. Handbook of genetic algorithms. Van Nostrand Reinhold, 1991.
10. W. Felter and T. Keller. Power measurement on the apple power mac g5. IBM Tech Report RC23276, 2004.
11. K. Ganesan, J. Jo, and L. K. John. Synthesizing Memory-Level Parallelism Aware Miniature Clones for SPEC CPU2006 and ImplantBench Workloads. International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2010.
12. M. Gowan, L. Biro, and D. Jackson. Power considerations in the design of the alpha 21264 microprocessor. Design Automation Conference, 1998.
13. K. Hoste and L. Eeckhout. Microarchitecture-independent workload characterization. IEEE Micro Hot Tutorials, (Vol. 27, No. 3) pp. 63-72, May/June 2007.
14. R. Joseph, D. Brooks, and M. Martonosi. Control techniques to eliminate voltage emergencies in high performance processors. High Performance Computer Architectures, 2003.
15. A. Joshi, L. Eeckhout, L. K. John, and C. Isen. Automated microprocessor stressmark generation. The 14th International Symposium on High Performance Computer Architecture (HPCA), February 2008.
16. C. Lattner and V. Adve. Llvm: A compilation framework for lifelong program analysis & transformation. Proc. of the 2004 International Symposium on Code Generation and Optimization (CGO'04), Palo Alto, California, March 2004.
17. J. Laudon. UltraSPARC T1: Architecture and Physical Design of a 32-threaded General Purpose CPU. Proceedings of the ISSCC Multi-Core Architectures, Designs, and Implementation Challenges Forum, 2006.
18. K. Lee, K. Skadron, and W. Huang. Analytical model for sensor placement on microprocessors. ICCD, 2005.
19. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. Keller. Energy management for commercial servers. IEEE Computer, 36(12): 39âǍŞ48, December 2003.
20. C. Lim, W. Daasch, and G. Cai. A thermal-aware superscalar microprocessor. ISQED, 2002.
21. C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, W. S. a. V. J. R. Lowney, G., and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation.
22. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, , and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News (CAN),, September 2005.
23. M. Martonosi, V. Tiwari, and D. Brooks. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. isca, pp.83, 27th Annual International Symposium on Computer Architecture (ISCA 2000).
24. F. Najm, S. Goel, and I. Hajj. Power estimation in sequential circuits. Design Automation Conference, 1995.
25. J. Robert H. Bell, R. R. Bhatia, L. K. John, J. Stuecheli, J. Griswell, P. Tu, L. Capps, A. Blanchard, and R. Thai. Automatic Testcase Synthesis and Performance Model Validation for High Performance PowerPC Processors. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2006), March 2006.
26. S. Sharkawi, D. Desota, R. P, R. Indukuru, S. Stevens, and V. Taylor. Performance Projection of HPC Applications Using SPEC CFP2006 Benchmarks. IEEE International Parallel & Distributed Processing Symposium, May 2009.
27. S. L. Smith. Intel roadmap overview. intel developer's forum 2009 san francisco, ca. http://download.intel.com/pressroom/kits/events/idffall-2009/ pdfs/IDF-SSmith-Briefing.eps. September 2009.
28. R. Vishwanath, V. Wakharkar, A. Watwe, and V.Lebonheur. Thermal performance challenges from silicon to systems. Intel Technology Journal, 2000.
29. D. Wang, B. Ganesh, N. Tuaycharoen, K. Baynes, A. Jaleel, and B. Jacob. DRAMsim: A memory-system simulator. Computer Arch. News, vol. 33, no. 4, pp. 100-107, Sep 2005.