Bounds modelling and compiler optimizations for superscalar performance tuning

Journal of Systems Architecture

Volumn 45, Issue 12-13, 1999, Pages 1111-1137

  Bose, Pradip ^a   Kim, Sunil ^b   O'Connell, Francis P ^b   Ciarfella, William A ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM   (United States)

Author keywords

Bounds analysis; Compiler optimization; Loop performance; Performance tuning; Super scalar processors

Indexed keywords

EID: 0013035429     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(98)00053-8     Document Type: Article

References (16)

1. Grohoski G.F. Machine organization of the IBM RISC System/6000 processor. IBM J. Res. Develop. 36(1):1990;37-58.
2. S. Song, M. Denman, J. Chang, The PowerPC 604 RISC microprocessor, IEEE Micro, October 1994, pp. 8-17, .
3. TM microprocessor: a high performance superscalar RISC microprocessor, Proceedings of COMPCON, March 1995, pp. 285-291.
4. S.W. White, S. Dhawan, POWER2: Next generation of the RISC system/6000 family, in PowerPC and POWER2: technical aspects of the new IBM RISC system/6000, IBM Corporation, Publication no. SA23-2737-00, 1994.
5. L. Gwennap, IBM crams Power2 on to single chip, Microprocessor Report, 26 August, 1996.
6. TM processor (under clearance for publication).
7. Bose P., Surya S. Architectural timing verification of CMOS RISC processors. IBM J. Res. & Develop. 39(1/2):1995;113-129.
8. E.L. Hannon, F.P.O' Connell, L.J. Shieh, POWER2 performance on engineering/scientific applications, in PowerPC and POWER2: Technical Aspects of the New IBM RISC/System/6000TM, IBM Publication no. SA23-2737-00, 1994; see also, Proceedings of ICCD, October 1994, pp. 336-339.
9. E.L. Hannon, F.P.O' Connell, L.J. Shieh, POWER2 performance on engineering/scientific applications, in PowerPC and POWER2: Technical Aspects of the New IBM RISC/System/6000TM, IBM Publication no. SA23-2737-00, 1994; see also, Proceedings of ICCD, October 1994, pp. 336-339.
10. J.E. Smith, A.R. Pleszkun, Implementation of precise interrupts in pipelined processors, Proceedings of the International Symposium on Computer Architecture (ISCA), 1985, pp. 36-44.
11. P.Y.-T Hsu, Design of the TFP Microprocessor, Proceedings of the IEEE Micro, 1994.
12. W. Magione-Smith, T.P. Shieh, S.G. Abraham, E.S. Davidson, Approaching a machine application-bound in delivered performance on scientific code, Proceedings of the IEEE, vol. 81, August 1993, pp. 1166-1178.
13. Bacon D.F., Graham S.L., Sharp O.J. Compiler transformations for high-performance computing. ACM Computing Surveys. 26(4):1994;345-420.
14. C. May, E. Silha, R. Simpson, H. Warren, (Eds.), The PowerPC Architecture: A Specification for a New Family of RISC Processors, Morgan Kaufmann, San Francisco, CA, 2nd ed., May 1994.
15. TM Machines, Proceedings of the Workshop on Interaction between Compilers and Computer Architectures (held in conjunction with third International Symposium on High-Performance Computer Architecture, HPCA-3), Feb. 1997; available as an IBM Research Report.
16. P. Bose, Performance analysis and verification of super scalar processors, IBM Research Report RC 20094, June 1995; parts of this were presented as a talk at the ISCA-95 workshop on pre-silicon performance analysis and validation, Santa Margherita, Italy, 1995.