Portable, scalable, per-core power estimation for intelligent resource management

2010 International Conference on Green Computing, Green Comp 2010

Volumn , Issue , 2010, Pages 135-146

  Goel, Bhavishya ^a   McKee, Sally A ^a   Gioiosa, Roberto ^b   Singh, Karan ^c   Bhadauria, Major ^c   Cesati, Marco ^d  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^b BARCELONA SUPERCOMPUTING CENTER   (Spain)

^c Department of Molecular Biology and Genetics   (United States)

^d UNIVERSITY OF ROME TOR VERGATA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BALANCING POWER; DESIGN CONSTRAINTS; FIRST-ORDER; INDEPENDENT MODEL; INTELLIGENT RESOURCE; INTELLIGENT RESOURCE MANAGEMENT; MEDIAN ERRORS; PERFORMANCE COUNTERS; POWER BUDGETS; POWER CONSUMPTION; POWER ESTIMATIONS; POWER MODEL; POWER MONITORING; POWER-AWARE; RESOURCE MANAGERS; SCHEDULING DECISIONS; THERMAL CONSTRAINTS;

MANAGERS;

MANAGEMENT;

EID: 78449303566     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GREENCOMP.2010.5598313     Document Type: Conference Paper

References (30)

1. Intel Core 2 Quad Q6600 (Power consumption, temperature, overclocking). http://www.behardware.com/articles/651-2/intel-core-2-quad-q6600.html, Jan. 2007.
2. Energy Consumption: The Processor and Cool'n'Quiet Mode. www.tomshardware.com/reviews/amd-power-cpu.1925-7.html, Dec. 2008.
3. M. Annavaram, E. Grochowski, and J. Shen. Mitigating Amdahl's Law through EPI throttling. In Proc. 32nd IEEE/ACM International Symposium on Computer Architecture, pages 298-309, June 2005.
4. V. Aslot and R. Eigenmann. Performance characteristics of the SPEC OMP2001 benchmarks. In Proc. European Workshop on OpenMP, Sept. 2001.
5. T. Austin. SimpleScalar 4.0 release note. http://www.simplescalar.com/.
6. D. Bailey, T. Harris, W. Saphir, R. Van der Wijngaart, A. Woo, and M. Yarrow. The NAS parallel benchmarks 2.0. Report NAS-95-020, NASA Ames Research Center, Dec. 1995.
7. M. Banikazemi, D. Poff, and B. Abali. PAM: A novel performance/power aware meta-scheduler for multi-core systems. In Proc. IEEE/ACM Supercomputing International Conference on High Performance Computing, Networking, Storage and Analysis, number 39, Nov. 2008.
8. E. Betti, M. Cesati, R. Gioiosa, and F. Piermaria. A global operating system for HPC clusters. In Proc. IEEE International Conference on Cluster Computing, page 6, Aug. 2009.
9. C. Boneti, R. Gioiosa, F. Cazorla, and M. Valero. A dynamic scheduler for balancing HPC applications. In Proc. IEEElACM Supercomputing International Conference on High Performance Computing, Networking, Storage and Analysis, number 41, Nov. 2008.
10. G. Contreras and M. Martonosi. Power prediction for Intel XScale processors using performance monitoring unit events. In Proc. IEEE/ACM International Symposium on Low Power Electronics and Design, pages 221-226, Aug. 2005.
11. D. Economou, S. Rivoire, C. Kozyrakis, and P. Ranganathan. Full-system power analysis and modeling for server environments. In Proc. Workshop on Modeling, Benchmarking, and Simulation, June 2006.
12. Electronic Educational Devices. Watts Up PRO. http://www.wattsupmeters. com/. May 2009.
13. S. Eranian. Perfmon2: a flexible performance monitoring interface for Linux. In Proc. 2006 Ottawa Lima Symposium, pages 269-288, July 2006.
14. M. Floyd, S. Ghiasi, T. Keller, K. Raj amani , F. Rawson, J. Rubio, and M. Ware. System power management support in the IBM POWER6 microprocessor. IBM Journal of Research and Development, 51(6):733-746, 2007.
15. E. Grochowski, R. Ronen, J. Shen, and H. Wang. Best of both latency and throughput. In Proc. IEEE International Conference on Computer Design, pages 236-243, Oct. 2004.
16. Intel Corporation. Intel Core(TM) i7 Processor. http://www.intel.com/ products/processor/corei7/. Dec. 2008.
17. C. Isci, A. Buyuktosunoglu, C. Cher, P. Bose, and M. Martonosi. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In Proc. IEEEIA CM 40th Annual International Symposium on Microarchitecture, pages 347-358, Dec. 2006.
18. R. Joseph and M. Martonosi. Run-time power estimation in high-performance microprocessors. In Proc. IEEE/ACM International Symposium on Low Power Electronics and Design, pages 135-140, Aug. 2001.
19. N. Kim, T. Austin, T. Mudge, and D. Grunwald. Challenges for Architectural Level Power Modeling, pages 317-337. Kluwer Academic Publishers, 2002. ISBM: 0-306-46786-0.
20. B. Lee and D. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In Proc. 12th ACM Symposium on Architectural Support for Programming Languages and Operating Systems, pages 185-194, Oct. 2006.
21. H.-Y. McCreary, M. Broyles, M. Floyd, A. Geissler, S. Hartman, F. Rawson, T. Rosedahl, J. Rubio, and M. Ware. Energyscale for IBM POW ER6 microprocessor-based systems. IBM Journal of Research and Development, 51(6):775-786, 2007.
22. A. Merkel and F. Bellosa. Balancing power consumption in multicore processors. In Proc. ACM SIGOPS/EuroSys European Conference on Computer Systems, pages 403-414, Apr. 2006.
23. M. Moudgill, P. Bose, and J. Moreno. Validation of Turandot, a fast processor model for microarchitecture exploration. In Proc. International Performance, Computing, and Communications Conference, pages 452-457, Feb. 1999.
24. K. Rajamani, H. Hanson, J. Rubio, S. Ghiasi, and F. Rawson. Application-aware power management. In Proc. IEEE International Symposium on Performance Analysis of Systems and Software, pages 39-48, Oct. 2006.
25. K. Rangan, G.-y' Wei, and D. Brooks. Thread motion: Fine-grained power management for multi-core systems. In Proc. 36th IEEEIA CM International Symposium on Computer A rchitecture, June 2009.
26. K. Singh. Prediction Strategies for Power-Aware Computing on Multicore Processors. PhD thesis, Cornell University, 2009.
27. K. Singh, M. Bhadauria, and S. McKee. Real time power estimation and thread scheduling via performance counters. Proc. Workshop on Design, Architecture and Simulation of Chip Multi-Processors, Nov. 2008.
28. Standard Performance Evaluation Corporation. SPEC OMP benchmark suite. http://www.specbench. org/hpg/omp2001/, 2001.
29. Standard Performance Evaluation Corporation. SPEC CPU benchmark suite. http://www.specbench.org/osg/cpu2006/, 2006.
30. W. Wu, L. Jin, and J. Yang. A systematic method for functional unit power estimation in microprocessors. In Proc. 43rd ACMIIEEE Design Automation Conference, pages 554-557, July 2006.