NoRD: Node-router decoupling for effective power-gating of on-chip routers

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 270-281

  Chen, Lizhong ^a   Pinkston, Timothy M ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AREA OVERHEAD; AVERAGE PACKET LATENCIES; CRITICAL PATHS; ON-CHIP NETWORKS; POWER OPTIMIZATION; STATIC ENERGY; SYSTEM EVALUATION; WAKE-UP LATENCY;

COMPUTER ARCHITECTURE; OPTIMIZATION;

ROUTERS;

EID: 84876538906     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.33     Document Type: Conference Paper

References (29)

1. N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, "GARNET: A detailed on-chip network model inside a full-system simulator," in International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 33-42, 2009.
2. C. Bienia and K. Li, "Parsec 2.0: A new benchmark suite for chip-multiprocessors," in Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation, 2009.
3. W. Dally and B. Towles, Principles and Practices of Interconnection Networks: Morgan Kaufmann Publishers Inc., 2003.
4. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE Transactions on Parallel and Distributed Systems (TPDS), vol. 4, pp. 1320-31, 1993.
5. J. Duato and T. M. Pinkston, "A general theory for deadlock-free adaptive routing using a mixed set of resources," IEEE Transactions on Parallel and Distributed Systems (TPDS), vol. 12, pp. 1219-1235, 2001.
6. C. Fallin, C. Craik, and O. Mutlu, "CHIPPER: A low-complexity bufferless deflection router," in 17th International Symposium on High Performance Computer Architecture (HPCA), pp. 144-55, 2011.
7. R. W. Floyd, "Algorithm 97: shortest path," Communications of the ACM, vol. 5, p. 345, 1962.
8. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz mesh interconnect for a Teraflops processor," IEEE Micro, vol. 27, pp. 51-61, 2007.
9. J. Howard, S. Dighe, S. R. Vangal, G. Ruhl, N. Borkar, S. Jain, V. Erraguntla, M. Konow, et al., "A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling," IEEE Journal of Solid-State Circuits, vol. 46, pp. 173-83, 2011.
10. Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, "Microarchitectural techniques for power gating of execution units," in International Symposium on Lower Power Electronics and Design (ISLPED), pp. 32-37, 2004.
11. S. A. R. Jafri, Y.-J. Hong, M. Thottethodi, and T. N. Vijaykumar, "Adaptive flow control for robust performance and energy," in 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 433-444, 2010.
12. H. Jiang, M. Marek-Sadowska, and S. R. Nassif, "Benefits and costs of power-gating technique," in International Conference on Computer Design (ICCD), pp. 559-566, 2005.
13. A. Kahng, L. Bin, L.-S. Peh, and K. Samadi, "ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration," in Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 423-428, 2009.
14. E. J. Kim, K. H. Yum, G. M. Link, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, M. Yousif, and C. R. Das, "Energy Optimization Techniques in Cluster Interconnects," in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pp. 459-464, 2003.
15. J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, "A low latency router supporting adaptivity for on-chip interconnects," in 42nd Design Automation Conference (DAC), pp. 559-564, 2005.
16. J. Kim, C. Nicopoulos, D. Park, V. Narayanan, M. S. Yousif, and C. R. Das, "A gracefully degrading and energy-efficient modular router architecture for on-chip networks," in 33rd International Symposium on Computer Architecture (ISCA), pp. 4-15, 2006.
17. M. Koibuchi, H. Matsutani, H. Amano, and T. M. Pinkston, "A lightweight fault-tolerant mechanism for network-on-chip," in 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS), pp. 13-22, 2008.
18. A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, "Express virtual channels: Towards the ideal interconnection fabric," in 34th Annual International Symposium on Computer Architecture (ISCA), pp. 150-161, 2007.
19. A. Lungu, P. Bose, A. Buyuktosunoglu, and D. J. Sorin, "Dynamic power gating with quality guarantees," in International Symposium on Low Power Electronics and Design (ISLPED), pp. 377-382, 2009.
20. N. Madan, A. Buyuktosunoglu, P. Bose, and M. Annavaram, "A case for guarded power gating for multi-core processors," in 17th International Symposium on High-Performance Computer Architecture (HPCA), pp. 291-300, 2011.
21. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, et al., "Simics: A full system simulation platform," IEEE Computer, vol. 35, pp. 50-58, 2002.
22. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, et al., "Multifacet's general execution-driven multiprocessor simulator toolset," ACM SIGARCH Computer Architecture News, vol. 33, pp. 92-99, 2005.
23. H. Matsutani, M. Koibuchi, W. Daihan, and H. Amano, "Run-time power gating of on-chip routers using look-ahead routing," in 13th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 55-60, 2008.
24. H. Matsutani, M. Koibuchi, D. Wang, and H. Amano, "Adding slow-silent virtual channels for low-power on-chip networks," in 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS), pp. 23-32, 2008.
25. H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and H. Amano, "Ultra fine-grained run-time power gating of on-chip routers for CMPs," in 4th ACM/IEEE International Symposium on Networks on Chip (NOCS), pp. 61-68, 2010.
26. L. S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in 7th International Symposium on High Performance Computer Architecture (HPCA), pp. 255-66, 2001.
27. V. Soteriou and P. Li-Shiuan, "Design-space exploration of power-aware on/off interconnection networks," in 2nd International Conference on Computer Design (ICCD), pp. 510-17, 2004.
28. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, et al., "The Raw microprocessor: a computational fabric for software circuits and general-purpose programs," IEEE Micro, vol. 22, pp. 25-35, 2002.
29. B. Zafar, J. Draper, and T. M. Pinkston, "Cubic Ring networks: A polymorphic topology for network-on-chip," in 39th International Conference on Parallel Processing (ICPP), pp. 443-452, 2010.