Adding slow-silent virtual channels for low-power on-chip networks

Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008

Volumn , Issue , 2008, Pages 23-32

  Matsutani, Hiroki ^a   Koibuchi, Michihiro ^b   Wang, Daihan ^a   Amano, Hideharu ^a  

^a KEIO UNIVERSITY   (Japan)

^b NATIONAL INSTITUTE OF INFORMATICS   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

LOW-POWER ON-CHIP NETWORKS; VIRTUAL CHANNELS;

BANDWIDTH; CHANNEL CAPACITY; PROBLEM SOLVING; SWITCHING NETWORKS;

VIRTUAL REALITY;

EID: 44149093159     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2008.4492722     Document Type: Conference Paper

References (23)

1. D. Bailey, T. Harris, W. Saphir, R. Wijngaart, A. Woo, and M. Yarrow. The NAS Parallel Benchmarks 2.0. NAS Technical Report, NAS-95-020, Dec. 1995.
2. A. Banerjee, R. Mullins, and S. Moore. A Power and Energy Exploration of Network-on-Chip Architectures. Proceedings of the international Symposium on Networks-on-Chip, pages 163-172, May 2007.
3. L. Benini and G. D. Micheli. Networks on Chips: Technology And Tools. Morgan Kaufmann, 2006.
4. X. Chen and L.-S. Peh. Leakage Power Modeling and Optimization in Interconnection Networks. Proceedings of the International Symposium on Low Power Electronics and Design, pages 90-95. Aug. 2003.
5. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Proceedings of the Design Automation Conference, pages 684-689, June 2001.
6. W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann. 2004.
7. J. Duato. A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks. IEEE Transactions on Pamllel and Distributed Systems. 4(12):1320-1331, Dec. 1993.
8. S. Herbert and D. Marculescu. Analysis of Dynamic Voltage / Frequency Scaling in Chip-Multiprocessors. Proceedings of the International Symposium on Low Power Electronics and Design, pages 38-43, Aug. 2007.
9. R. Ho, K. W. Mai, and M. A. Horowitz. The Future of Wires. Proceedings of the IEEE, 89(4):490-504, Apr. 2001.
10. Z. Hu. A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose. Microarchitectural Techniques for Power Gating of Execution Units. Proceedings of the International Symposium on Low Power Electronics and Design, pages 32-37. Aug. 2004.
11. M. Ishikawa et al. A 4500 MIPS/W, 86μA Resume-Standby, 11μA Ultra-Standby Application Processor for 3G Cellular Phones. IEICE Transactions on Electranics, E88-C(4):528-535, Apr. 2005.
12. K. Kawakami, J. Takemura, M. Kuroda. H. Kawaguchi. and M. Yoshimoto. A 50% Power Reduction in H.264/AVC HDTV Video Decoder LSI by Dynamic Voltage Scaling in Elastic Pipeline. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. (12):3642-3651, Dec. 2006.
13. H. Matsutani, M. Koibuchi, and H. Amano. Performance, Cost, and Energy Evaluation of Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network. Proceedings of the International Parallel and Distributed Processing Symposium, Mai-. 2007.
14. H. Matsutani, M. Koibuchi, D. Wang, and H. Amano. Run-Time Power Gating of On-Chip Routers Using Look-Ahead Routing. Proceedings of the Asia and South Pacific Design Automation Conference, Jan. 2008. (to appear).
15. R. Mullins, A. West, and S. Moore. Low-Latency Virtual-Channel Routers for On-Chip Networks. Proceedings of the International Symposium on Computer Architecture, pages 188-197. June 2004.
16. M. Nakai et al. Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor. IEEE Journal of Solid-State Circuits, 40(1):28-35, Jan. 2005.
17. K. Nowka et al. A 0.9V to 1.95V Dynamic Voltage-Scalable and Frequency-Scalable 32b PowerPC Processor. Proceedings of the International Solid-State Circuits Conference, pages 340-341, Feb. 2002.
18. T. Sakurai and A. R. Newton. Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid-State Circuits, 25(2):584-594, Apr. 1990.
19. L. Shang, L.-S. Peh, and N. K. Jha. Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. Proceedings of the International Symposium on High-Performance Computer Architecture. pages 79-90. Jan. 2003.
20. V. Soteriou and L.-S. Peh. Exploring the Design Space of SelfRegulating Power-Aware On/Off Interconnection Networks. IEEE Transactions on Parallel and Distributed Systems, 18(3):393-408, Mar. 2007.
21. J. M. Stine and N. P. Carter. Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction. IEEE Computer Architecture Letters, 3(1):14-17, Jan. 2004.
22. K. Usami and N. Ohkubo. A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals. Proceedings of the International Conference on Computer Design, Oct. 2006.
23. S. Vangal et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. Proceedings of the International Solid-State Circuits Conference, Feb. 2007.