Cubic Ring networks: A polymorphic topology for network-on-chip

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2010, Pages 443-452

  Zafar, Bilal ^a   Draper, Jeff ^a   Pinkston, Timothy M ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE DISTANCE; CHIP MULTIPROCESSOR; CHIP POWER; EXECUTION TIME; HIGHER-DIMENSIONAL; MANY-CORE; MULTI CORE; NETWORK BANDWIDTH; NETWORK CAPACITY; NETWORK LOAD; NETWORK ON CHIP; NETWORK TRAFFIC; ON CHIPS; ON-CHIP NETWORKS; RING NETWORKS; SYNTHETIC WORKLOADS; TEMPORAL VARIABILITY; TRADE OFF;

EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; TOPOLOGY; VLSI CIRCUITS;

ROUTERS;

EID: 78649601729     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2010.52     Document Type: Conference Paper

References (31)

1. D. Burger and J. R. Goodman. Billion-Transistor Architectures: There and Back Again. IEEE Computer, 37(3):22-28, March 2004.
2. Tilera Announces the World's First 100-core Processor (TILE-Gx100). www.tilera.com/news&events/press release 091026.php.
3. S. Borkar. Thousand Core Chips: A Technology Perspective. In Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE, pages 746- 749, June 2007.
4. B. Grot Kyle Hale and Steve Keckler. Segment Gating for Static Energy Reduction in Networks-On-Chip. In Proceedings of the 2nd International Workshop on Network on Chip Architectures (NoCArc), 2009.
5. Vassos Soteriou and Li-Shiuan Peh. Dynamic Power Management for Power Optimization of Interconnection Networks Using On/Off Links. In Proceedings of the 11th Symposium on High Performance Interconnects, August 2003.
6. Vassos Soteriou and Li-Shiuan Peh. Design-Space Exploration of Power- Aware On/Off Interconnection Networks. In Proceedings of the 22nd International Conference on Computer Design (ICCD), October 2004.
7. V. Soteriou and Li-Shiuan Peh. Exploring the Design Space of Self- Regulating Power-Aware On/Off Interconnection Networks. Parallel and Distributed Systems, IEEE Transactions on, 18(3):393-408, March 2007.
8. Jason Sungtae Kim, Michael Bedford Taylor, Jason Miller, and David Wentzlaff. Energy Characterization of a Tiled Architecture Processor with On-chip Networks. In Proceedings of the 2003 International Symposium on Low-Power Electronics and Design (ISLPED'03), pages 424-427, New York, NY, USA, 2003. ACM.
9. Michael Bedford Taylor, Walter Lee, Saman Amarasinghe, and Anant Agarwal. Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures. In Proceedings of the The Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), page 341. IEEE Computer Society, 2003.
10. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote and N. Borkar. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. In IEEE International Solid-State Circuits Conference. Digest of Technical Papers., Feb. 2007.
11. S. C. Woo, M. Ohara, E. J. Torrie, J-P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodology Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36. IEEE Computer Society Press, June 1995.
12. Marina Alonso, Juan Miguel Martinez, Vicente Santonja and Pedro Lopez. Reducing Power Consumption in Interconnection Networks by Dynamically Adjusting Link Width. In Proceedings of 2004 EuroPar Conference. Springer-Verlag, 2004.
13. Dongkun Shin and Jihong Kim. Power-Aware Communication Optimization for Networks-On-Chips with Voltage Scalable Links. In Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Co-Design and System Synthesis, pages 170-175. ACM, 2004.
14. Xuning Chen and Li-Shiuan Peh. Leakage Power Modeling and Optimization in Interconnection Networks. In ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design, pages 90-95, New York, NY, USA, 2003. ACM.
15. Héctor Montaner, Federico Silla, Vicente Santonja, and José Duato. Network Reconfiguration Suitability for Scientific Applications. In ICPP '08: Proceedings of the 2008 37th International Conference on Parallel Processing, pages 312-319, Washington, DC, USA, 2008. IEEE Computer Society.
16. M. Holliday and M. Stumm. Performance Evaluation of Hierarchical Ring-Based Shared Memory Multiprocessors. IEEE Transaction on Computers, 43(1):52-67, 1994.
17. Xiaodong Zhang and Yong Yan. Comparative Modeling and Evaluation of CC-NUMA and COMA on Hierarchical Ring Architectures. IEEE Transaction on Parallel and Distributed Systems, 6(12):1316-1331, December 1995.
18. Keith Farkas, Zvonko Vranesic, and Michael Stumm. Scalable Cache Consistency for Hierarchically Structured Multiprocessors. Supercomputing, 8(4):345-369, 1995.
19. V. Carl Hamacher and Hong Jiang. Hierarchical Ring Network Configuration and Performance Modeling. IEEE Transaction on Computers, 50(1):1-12, 2001.
20. D.R. Cheriton, H.A. Goosen, and P.D. Boyle. Paradigm: A Highly Scalable Shared-Memory Multicomputer Architecture. Computer, 24(2):33-46, Feb 1991.
21. A. W. Wilson. Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors. In Proceedings of the 14th Annual International Symposium on Computer Architecture, pages 244-252, 1987.
22. Karthikeyan Sankaralingam, Ramadass Nagarajan, Robert McDonald, Rajagopalan Desikan, Saurabh Drolia, M.S. Govindan, Paul Gratz, Divya Gulati, Heather Hanson, Changkyu Kim, Haiming Liu, Nitya Ranganathan, Simha Sethumadhavan, Sadia Sharif, Premkishore Shivakumar, Stephen W. Keckler, and Doug Burger. Distributed Microarchitectural Protocols in the TRIPS Prototype Processor. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 39), December 2006.
23. D. Wentzlaff, P. Griffin, H. Hoffmann, Liewei Bao, B. Edwards, C. Ramey, M. Mattina, Chyi-Chang Miao, J. F. Brown, and A. Agarwal. On-Chip Interconnection Architecture of the Tile Processor. Micro, IEEE, 27(5):15-31, September 2007.
24. V. Carl Hamacher and Hong Jiang. Comparison of Mesh and Hierarchical Networks for Multiprocessors. In Proceedings of the 1994 International Conference on Parallel Processing, pages 67-71, 1994.
25. Govindan Ravindran and Michael Stumm. A Performance Comparison of Hierarchical Ring- and Mesh- Connected Multiprocessor Networks. In Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, 1997.
26. William J. Dally and Brian Towels. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
27. W. Dally and C. Seitz. Deadlock-free Message Routing in Multiprocessor Interconnection Networks. IEEE Transactions on Computers, 36(5):547-553, May 1987.
28. C. Carrión, R. Beivide, J. A. Gregorio, and F. Vallejo. A Flow Control Mechanism to Avoid Message Deadlock in k-ary n-cube Networks. In Proceedings of the Fourth International Conference on High- Performance Computing, 1997.
29. C. Carrion, R. Beivide, J. A. Gregorio, F. Vallejo, and Dpto Electronica Y Computadores. Necessary and Sufficient Conditions for Deadlockfree Networks. Technical Report Dpto. Electrdnica y Computadores. Available at: http:www.atc.unican.es.
30. V. Puente, J. Gregorio, and R. Beivide. SICOSYS: An Integrated Framework for Studying Interconnection Network Performance in Multiprocessor Systems. In Proceedings of the 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, 2002.
31. Valentin Puente, Ramn Beivide, Jose Gregorio, J. M. Prellezo, Jose Duato, and Cruz Izu. Adaptive Bubble Router: A Design to Improve Performance in Torus Networks. In Proceedings of the International Conference on Parallel Processing, 1999.