Dynamic power gating with quality guarantees

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2009, Pages 377-382

  Lungu, Anita ^a   Bose, Pradip ^b   Buyuktosunoglu, Alper ^b   Sorin, Daniel J ^c  

^a Duke University   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c DUKE UNIVERSITY   (United States)

Author keywords

Execution units; Low power; Microarchitecture; Power gating; Power management

Indexed keywords

EXECUTION UNITS; LOW POWER; MICRO ARCHITECTURES; POWER GATINGS; POWER MANAGEMENTS;

ELECTRIC POWER MEASUREMENT; ENERGY MANAGEMENT; LOW POWER ELECTRONICS;

POWER ELECTRONICS;

EID: 70449700253     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1594233.1594331     Document Type: Conference Paper

References (11)

1. S. Dropsho, V. Kursun, D. H. Albonesi, S. Dwarkadas, and E. G. Friedman. Managing Static Leakage Energy in Microprocessor Functional Units. In Proc. of the 35th Annual International Symposium on Microarchitecture, Nov. 2002.
2. Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, P. Bose, and H. Jacobson. Microarchitectural Techniques for Power Gating of Execution Units. In Proc. of the International Symposium on Low Power Electronics and Design, Aug. 2004.
3. H. Jiang, M. Marek-Sadowska, and S. R. Nassif. Benefits and Costs of Power-Gating Technique. In Proc. of the International Conference on Computer Design, 2005.
4. R. Kumar and G. Hinton. A Family of 45nm IA Processors. In Proc. of the International Solid-State Circuits Conference, Feb. 2009.
5. H. Q. Le et al. IBM POWER6 Microarchitecture. IBM Journal of Research and Development, 51(6), 2007.
6. S. G. Narendra and A. Chandrakasan, editors. Leakage in Nanometer CMOS Technologies. Springer-Verlag, 2006.
7. S. Rele, S. Pande, S. Onder, and R. Gupta. Optimizing Static Power Dissipation by Functional Units in Superscalar Processors. In Proc. of the International Conference on Compiler Construction, Apr. 2002.
8. J. W. Tschanz et al. Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage. IEEE Journal of Solid-State Circuits, 37(11), Nov. 2002.
9. Y. Ye, S. Borkar, and V. De. A New Technique for Standby Leakage Reduction in High-Performance Circuits. In Proc. of the Symposium on VLSI Circuits, 1998.
10. A. Youssef, M. Anis, and M. Elmasry. Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units. In Proc. of the 39th Annual International Symposium on Microarchitecture, Dec. 2006.
11. H. Zeng et al. ECOSystem: Managing Energy as a First Class Operating System Resource. In Proc. of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.