Adaptive flow control for robust performance and energy

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2010, Pages 433-444

  Jafri, Syed Ali Raza ^a   Hong, Yu Ju ^a   Thottethodi, Mithuna ^a   Vijaykumar, T N ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Flow control; Interconnection networks

Indexed keywords

ADAPTIVE FLOWS; BUFFER REQUIREMENTS; CHIP MULTIPROCESSOR; COMMERCIAL WORKLOAD; CORNER CASE; HIGH LOAD; LOW LOAD; MISROUTING; MULTIHOP NETWORKS; ON CHIPS; ROBUST PERFORMANCE; ROBUSTNESS ISSUES; ROUTING TECHNIQUES; STATIC AND DYNAMIC;

FLOW CONTROL; INTERCONNECTION NETWORKS; ROBUSTNESS (CONTROL SYSTEMS); ROUTERS;

COMPUTER SIMULATION;

EID: 79951684475     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2010.48     Document Type: Conference Paper

References (29)

1. H. Wang, L.-S. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks," in MICRO 36: Proc. of the 36th Annual IEEE/ACM Int'l Symp. on Microarchitecture, 2003, p. 105.
2. A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha, "Express virtual channels: towards the ideal interconnection fabric," in ISCA '07: Proc. of the 34th Annual Int'l Symp. on Computer architecture, 2007, pp. 150-161. (Pubitemid 47582099)
3. T. Moscibroda and O. Mutlu, "A case for bufferless routing in on-chip networks," in ISCA '09: Proc. of the 36th Annual Int'l Symp. On Computer Architecture, 2009, pp. 196-207.
4. M. Hayenga, N. E. Jerger, and M. Lipasti, "SCARAB: a single cycle adaptive routing and bufferless network," in MICRO 42: Proc. of the 42nd Annual IEEE/ACM Int'l Symp. on Microarchitecture, 2009, pp. 244-254.
5. S. Konstantinidou and L. Snyder, "The chaos router: a practical application of randomization in network routing," in SPAA '90: Proc. of the Second Annual ACM Symp. on Parallel Algorithms and Architectures, 1990, pp. 21-30.
6. P. Baran, "On distributed communications networks," IEEE Trans. on Communications Systems, vol. 12, no. 1, pp. 1-9, March 1964.
7. J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, 2nd ed. Prentice Hall Inc., 2002.
8. W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., 2003.
9. L.-S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in HPCA '01: Proc. of the 7th Int'l Symp. On High-Performance Computer Architecture, 2001, p. 255.
10. G. Michelogiannakis, D. Sanchez, W. J. Dally, and C. Kozyrakis, "Evaluating bufferless flow control for on-chip etworks," in Proc. of the Fourth ACM/IEEE Int'l Symp. on Networks-on-Chip, 2010, pp. 9-16.
11. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg et al., "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, 2002.
12. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu et al., "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," SIGARCH Comput. Archit. News, vol. 33, no. 4, pp. 92-99, 2005.
13. L.-S. Peh, N. Agarwal, N. Jha, and T. Krishna, "Garnet: A detailed on-chip network model inside a full-system simulator," in Int'l Symp. on Performance Analysis of Systems and Software (ISPASS), 2009.
14. N. Kurd, J. Douglas, P. Mosalikanti, and R. Kumar, "Next generation Intel micro-architecture (Nehalem) clocking architecture," in IEEE Symp. on VLSI Circuits, 2008, pp. 62-63.
15. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-way multithreaded Sparc processor," IEEE Micro, vol. 25, no. 2, pp. 21-29, 2005. (Pubitemid 40784326)
16. C. N. Keltcher, K. J. McGrath, A. Ahmed, and P. Conway, "The AMD Opteron processor for multiprocessor servers," IEEE Micro, vol. 23, no. 2, pp. 66-76, 2003.
17. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson et al., "An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 98 -99.
18. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, "Orion: a power-performance simulator for interconnection networks," in MICRO 35: Proc. of the 35th Annual ACM/IEEE Int'l Symp. on Microarchitecture, 2002, pp. 294-305.
19. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: characterization and methodological considerations," in ISCA '95: Proc. of the 22nd Annual Int'l Symp. on Computer architecture, 1995, pp. 24-36.
20. B. J. Smith, "A pipelined, shared resource MIMD computer," Advanced computer architecture, pp. 39-41, 1986.
21. B. J. Smith, "Architecture and applications of the HEP mulitprocessor computer system," Readings in computer architecture, pp. 342-349, 2000.
22. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith, "The Tera computer system," in ICS '90: Proc. of the 4th Int'l Conf. on Supercomputing, 1990, pp. 1-6.
23. J. Bannister, F. Borgonovo, L. Fratta, and M. Gerla, "A performance model of deflection routing in multibuffer networks with nonuniform traffic," IEEE/ACM Trans. Netw., vol. 3, no. 5, pp. 509-520, 1995.
24. N. Maxemchuk, "Comparison of deflection and store-and-forward techniques in the Manhattan street and shuffle-exchange networks," in INFOCOM '89. Proc. of the Eighth Annual Joint conf. of the IEEE Computer and Communications Societies. Technology: Emerging or Converging, 1989, pp. 800-809 vol.3.
25. M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, "Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip," in DATE '04: Proc. of the conf. on Design, automation and test in Europe, 2004, p. 20890.
26. Z. Lu, M. Zhong, and A. Jantsch, "Evaluation of on-chip networks using deflection routing," in GLSVLSI '06: Proc. of the 16th ACM Great Lakes Symp. on VLSI, 2006, pp. 296-301. (Pubitemid 44729263)
27. C. Gómez, M. E. Gómez, P. López, and J. Duato, "Reducing packet dropping in a bufferless NoC," in Euro-Par '08: Proc. of the 14th Int'l Euro-Par conf. on Parallel Processing, 2008, pp. 899-909.
28. X. Chen and L.-S. Peh, "Leakage power modeling and optimization in interconnection networks," in ISLPED '03: Proc. of the 2003 Int'l Symp. on Low power electronics and design, 2003, pp. 90-95.
29. R. M. Andrew, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in In Proc. of the 31st Annual Int'l Symp. on Computer Architecture, 2004, pp. 188-197.