A lightweight fault-tolerant mechanism for network-on-chip

Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008

Volumn , Issue , 2008, Pages 13-22

  Koibuchi, Michihiro ^a   Matsutani, Hiroki ^b   Amano, Hideharu ^b   Pinkston, Timothy Mark ^c  

^a NATIONAL INSTITUTE OF INFORMATICS   (Japan)

^b KEIO UNIVERSITY   (Japan)

^c UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DEFAULT BACKUP PATHS (DBP); NETWORK CONNECTIVITY; NETWORK-ON-CHIP;

COMPUTER SYSTEM RECOVERY; MESH GENERATION; NETWORK ROUTING; PROGRAM PROCESSORS;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 44149126468     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2008.4492721     Document Type: Conference Paper

References (21)

1. M. Alonso, J. M. Martinez. V. Santonja, P. Lopez, and J. Duato. Power Saving in Regular Interconnection Networks Built with High-Degree Switches. In International Parallel and Distributed Processing Symposium, 2005.
2. A. Banerjee, R. Mullins, and S. Moore. A Power and Energy Exploration of Network-on-Chip Architectures. In Proceedings of the International Symposium on Networks-on-Chip, pages 163-172, May 2007.
3. D.Burger, S.W.Keckler, K. McKinley. M.Dahlin, L. John, C.Lin, C. Moore, J.Burrill, R. McDonald, W.Yoder, and the TRIPS Team. Scaling to the End of Silicon with EDGE Architectures. IEEE Computer, 37(7):44-55, July 2004.
4. J. Duato, O. Lysne, R. Pang, and T. M. Pinkston. Part I: A theory for deadlock-free dynamic network reconfiguration. IEEE Transactions on Parallel Distributed Systems. 16(5):412-427, 2005.
5. J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks: an engineering approach. Morgan Kaufmann. 2002.
6. J. Flich, P. Lopez, M. P. Malumbres. and J. Duato. Boosting the Performance of Myrinet Networks. IEEE Transactions on Parallel and Distributed Systems. 13(7):693-709, July 2002.
7. C. J. Glass and L. M. Ni. The Turn Model for Adaptive Routing. Proceedings of International Symposium on Computer Architecture, pages 278-287. 1992.
8. J.C.Sancho, A.Robles, and J.Duato. An effective methodology to improve the performance of the up*/down* routing algorithm. IEEE Transactions on Parallel and Distributed Systems, 15(8):740-754, Aug. 2004.
9. J. Kim. C. A. Nicopoulos, D. Park. N. Vijaykrishnan, M. S. Yousif. and C. R. Das. A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks. In International Symposium on Computer Architecture, 2006.
10. M. Koibuchi. A. Jouraku, K. Watanabe. and H. Amano. Descending Layers Routing: A Deadlock-Free Deterministic Routing using Virtual Channels in System Area Networks with Irregular Topologies. In Proceedings of the International Conference on Parallel Processing, pages 527-536, Oct. 2003.
11. O. Lysne, T. M. Pinkston. and J. Duato. Part II: A methodology for developing deadlock-free dynamic network reconfiguration processes. IEEE Transactions on Parallel Distributed Systems, 16(5):428-443. 2005.
12. H. Matsutani, M. Koibuchi, and H. Amano. Performance, cost, and energy evaluation of fat h-tree: A cost-efficient tree-based on-chip network. In Proc. of the IEEE International Parallel and Distributed Processing Symposium (IPDPS'07), Mar. 2007.
13. G. Michelogiannakis, D. Pnevmatikatos, and M. Katevenis. Approaching Ideal NoC Latency with Pre-Configured Routes. In Proceedings of the International Symposium on Networks-on-Chip. May 2007.
14. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. D. Micheli. Analysis of Error Recovery Schemes for Networks on Chips. IEEE Design and Test of Computers. 22(5):434-442, 2005.
15. V. Puente, J. Gregorio, F. Vallejo, and R. Beivide. Immunet: a cheap and robust fault-tolerant packet routing mechanism. In International Symposium on Computer Architecture, pages 198 - 209, June 2004.
16. M. D. Schroeder et al. Autonet: a high-speed, selfconfiguring local area network using point-to-point links. IEEE Journal on Selected Areas in Communications, 9:1318-1335, 1991.
17. V. Soteriou and L.-S. Peh. Design-Space Exploration of Power-Aware On/Off Interconnection Networks. In Proceedings of the International Conference on Computer Design, pages 510-517, Oct. 2004.
18. STI. Cell broadband engine documentation. available at www.ibm.com/developerworks/power/cell, http://cell.scei.co.jp, Aug. 2005.
19. M. B. Taylor et al. The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs. IEEE Micro, 22(2):25-35, Apr. 2002.
20. M. Thottethodi, A. R. Lebeck, and S. S. Mukherjee. BLAM : A High-Performance Routing Algorithm for Virtual CutThrough Networks. In International Parallel and Distributed Processing Symposium, page 45b, 2003.
21. W.J.Dally and B.Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann. 2003.