Inferred models for dynamic and sparse hardware-software spaces

Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012

Volumn , Issue , 2012, Pages 413-424

  Wu, Weidan ^a   Lee, Benjamin C ^a  

^a DUKE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SEMANTICS; HETEROGENEOUS HARDWARE; MODELING STRATEGY; PERFORMANCE COUNTERS; SOFTWARE BEHAVIOR; SOFTWARE PARAMETERS; STATISTICAL REGRESSION MODEL; SYSTEMS AND ARCHITECTURES;

COMPUTER ARCHITECTURE; HARDWARE; LINEAR ALGEBRA; SEMANTICS;

APPLICATION PROGRAMS;

EID: 84876529275     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2012.45     Document Type: Conference Paper

References (46)

1. -. gem5. http://www.m5sim.org/.
2. Amazon. Elastic cloud computing. http://aws.amazon.com/ec2/.
3. J. Ansel et al. PetaBricks: a language for compiler and algorithmic choice. In PLDI, 2009.
4. J. Cavazos et al. Automatic performance model construction for the fast software exploration of new hardware designs. In CASES, 2006.
5. J. Chen and L. John. Predictive coordination of multiple on-chip resources for chip multiprocessors. In ICS, 2011.
6. J. Chen, L. John, and D. Kaseridis. Modeling program resource demand using inherent program characteristics. In SIGMETRICS, 2011.
7. B. Chun, L. Huang, S. Lee, P. Maniatis, and M. Naik. Mantis: Predicting system performance through program analysis and modeling. Computing Research Repository (CoRR), 2010.
8. K. Cooper, D. Subramanian, and L. Torczon. Exploring the structure of the space of compilation sequences using randomized search algorithms. The Journal of Supercomputing, 36(2), 2006.
9. C. Dubach, J. Cavazos, B. Franke, G. Fursin, M. O'Boyle, and O. Temam. Fast compiler optimisation evaluation using code-feature based performance prediction. In CF, 2007.
10. C. Dubach, T. Jones, E. Bonilla, G. Fursin, and M. O'Boyle. Portable compiler optimisation across embedded programs and microarchitectures using machine learning. In MICRO, 2009.
11. C. Dubach, T. Jones, and M. O'Boyle. Microarchitectural design space exploration using an architecture-centric approach. In MICRO, 2007.
12. C. Dubach, T. Jones, and M. O'Boyle. Exploring and predicting the architecture/optimising compiler co-design space. In CASES, 2008.
13. L. Eeckhout, K. DeBosschere, and H. Neefs. Performance analysis through synthetic trace generation. In ISPASS, 2000.
14. L. Eeckhout, J. Sampson, and B. Calder. Exploiting program microarchitecture independent characteristics and phase behavior for reduced benchmark suite simulation. In IISWC, 2005.
15. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. Smith. A performance counter architecture for computing accurate CPI components. In ASPLOS, 2006.
16. G. Fursin and O. Temam. Collective optimization: A practical collaborative approach. TACO, 2010.
17. A. Ghodsi et al. Dominant resource fairness: Fair allocation of multiple resource types. In Proc. NSDI, 2011.
18. F. Harrell. Regression Modeling Strategies. Springer, 2001.
19. B. Hindman et al. Mesos: A platform for fine-grained resource sharing in the data center. In Proc. NSDI, 2011.
20. K. Hoste et al. Performance prediction based on inherent program similarity. In PACT, 2006.
21. E. Ipek, S. McKee, B. de Supinski, M. Schulz, and R. Caruana. Efficiently exploring architectural design spaces via predictive modeling. In ASPLOS, 2006.
22. P. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. A predictive performance model for superscalar processors. In MICRO, 2006.
23. A. Joshi, L. Eeckhout, L. John, and C. Isen. Automated microprocessor stressmark generation. In HPCA, 2008.
24. T. Karkhanis and J. Smith. Automated design of application specific superscalar processors: An analytical approach. In ISCA, 2007.
25. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra. Using predictive modeling for cross-program design space exploration in multicore systems. In PACT, 2007.
26. B. Lee and D. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In ASPLOS, 2006.
27. B. Lee and D. Brooks. Illustrative design space studies with microarchitectural regression models. In HPCA, 2007.
28. B. Lee, J. Collins, H. Wang, and D. Brooks. CPR: Composable performance regression for scalable multiprocessor models. In MICRO, 2008.
29. X. Li et al. A dynamically tuned sorting library. In CGO, 2004.
30. J. Mars et al. Bubble-Up: Increasing utilization in modern warehouse scale computers via sensible co-locations. In MICRO, 2011.
31. Micron. Technical note TN-47-04: Calculating memory system power for DDR2. In www.micron.com, 2006.
32. M. Mohiyuddin et al. A design methodology for domain-optimized power-efficient supercomputing. In SC, 2009.
33. N. Muralimanohar, R. Balasubramonian, and N. Jouppi. Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In MICRO, 2006.
34. NIST. Matrix market. http://math.nist.gov/MatrixMarket/.
35. E. Perelman et al. Using SimPoint for accurate and efficient simulation. In SIGMETRICS, 2003.
36. A. Phansalkar et al. Analysis of redundancy and application balance in SPEC CPU 2006 benchmark suite. In ISCA, 2007.
37. M. Pueschel et al. SPIRAL: Code generation for DSP transforms. Proc. IEEE, 2005.
38. V. Reddi et al. Web search using mobile cores: Quantifying and mitigating the price of efficiency. In ISCA, 2010.
39. G. Ren et al. Google-wide profiling: A continuous profiling infrastructure for data centers. IEEE Micro, 2010.
40. X. Shen, Y. Zhang, and C. Ding. Locality phase prediction. In ASPLOS, 2004.
41. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS, 2002.
42. A. Solar-Lezama, R. Rabbah, R. Bodk, and K. Ebcioglu. Programming by sketching for bitstreaming programs. In PLDI, 2005.
43. A. Solomatnikov et al. Using a configurable processor generator for computer architecture prototyping. In MICRO, 2009.
44. R. Vuduc, J. Demmel, and K. Yelick. OSKI: A library of automatically tuned sparse matrix kernels. In SciDAC, Journal of Physics, 2005.
45. R. Wunderlich et al. Smarts: Accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA, 2003.
46. J. Yi, D. Lilja, and D. Hawkins. A statistically rigorous approach for improving simulation methodology. In HPCA, 2003.