Using a configurable processor generator for computer architecture prototyping

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2009, Pages 358-369

  Solomatnikov, Alex ^a   Firoozshahian, Amin ^a   Shacham, Ofer ^b   Asgar, Zain ^b   Wachs, Megan ^b   Qadeer, Wajahat ^b   Richardson, Stephen ^b   Horowitz, Mark ^b  

^a Hicamp Systems Inc

^b STANFORD UNIVERSITY   (United States)

Author keywords

Computer architecture prototyping; Configurable extensible processor generator; Memory system architecture; Reconfigurable architecture; VLSI design

Indexed keywords

ARCHITECTURAL FEATURES; CONFIGURABLE PROCESSORS; DEBUGGERS; HARDWARE PROTOTYPE; MEMORY SYSTEMS; PROGRAMMING MODELS; PROTOTYPING; RE-CONFIGURABLE; REAL APPLICATIONS; RECONFIGURABLE ARCHITECTURE; RUN-TIME SOFTWARE; RUNTIMES; SMALL GROUPS; SOFTWARE TOOL; TENSILICA; VLSI DESIGN;

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE; COMPUTER SOFTWARE; DESIGN; EMBEDDED SYSTEMS; NANOTECHNOLOGY; PROGRAM COMPILERS; PROGRAM DEBUGGING;

COMPUTER ARCHITECTURE;

EID: 76749159894     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1669112.1669159     Document Type: Conference Paper

References (50)

1. S.V. Adve and K. Gharachorloo. Shared Memory Consistency Models: A Tutorial. Computer, vol.29, no.12, pp. 66-76, December 1996.
2. A. Agarwal, et al. Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors. IEEE Micro Magazine, vol. 13 no. 3, pp. 48-61, May 1993.
3. J. H. Ahn, W. J. Dally, B. Khailany, U. J. Kapasi, and A. Das. Evaluating the Imagine Stream Architecture. Proceedings of the International Symposium on Computer Architecture, June 2004.
4. K. Arvind and R. S. Nikhil. Executing a Program on the MIT Tagged-Token Dataflow Architecture. IEEE Transactions Computers, 39, 3, pp. 300-318, Mar. 1990.
5. W. Baek, C. C. Minh, M. Trautmann, C. Kozyrakis, and K. Olukotun. The OpenTM Transactional Application Programming Interface. Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, pp. 376-387, September 2007.
6. R. Barua, W. Lee, S. Amarasinghe, and A. Agarwal. Compiler Support for Scalable and Efficient Memory Systems. IEEE Transactions on Computers, November 2001.
7. S. Borkar, R. Cohn, G. Cox, T. Gross, H. T. Kung, Monica Lam, Margie Levine, Brian Moore, Wire Moore, C. Peterson, J. Susman, J. Sutton, J. Urbanski, and J. Webb. Supporting Systolic and Memory Communication in iWarp. Proceedings of the International Symposium on Computer Architecture, Seattle, Washington, pp. 70-81, May 1990.
8. F. C. Chow, J. L. Hennessy, and L. B. Weber. The MIPS Compiler. Chapter 20 in "Optimization in Compilers", edited by F. Allen, B. K. Rosen, and K. Zadeck, by The Association for Computing Machinery, Inc., 1991.
9. M. Cintra, et al. Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors. Proceedings of the International Symposium on Computer Architecture, June 2000.
10. A. Das, W. J. Dally, and P. Mattson. Compiling for Stream Processing. Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2006.
11. J. C. Dehnert and R. A. Towle. Compiling for the Cydra 5. Journal of Supercomputing, 7, 1-2, pp. 181-227, May 1993.
12. A. Firoozshahian, A. Solomatnikov, O. Shacham, S. Richardson, C. Kozyrakis, and M. Horowitz. A Memory System Design Framework: Creating Smart Memories. Proceeding of the International Symposium on Computer Architecture, pp. 406-417, June 2009.
13. M. Gebhart, B. A. Maher, K. E. Coons, J. Diamond, P. Gratz, M. Marino, N. Ranganathan, B. Robatmili, A. Smith, J. Burrill, S. W. Keckler, D. Burger, and K. S. McKinley. An Evaluation of the TRIPS Computer System. Proceeding of the International Conference on Architectural Support for Programming Languages and Operating Systems, March 2009.
14. R. Gonzalez. Xtensa: A Configurable and Extensible Processor. IEEE Micro, 20(2):60-70, Mar/Apr 2000.
15. L. Hammond, B. Hubbert, M. Siu, M. Prabhu, M. Chen, and K. Olukotun. The Stanford Hydra CMP. IEEE Micro, March-April 2000.
16. L. Hammond, V. Wong, M. Chen, B. Hertzberg, B. D. Carlstrom, J. D. Davis, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional Memory Coherence and Consistency. Proceedings of the International Symposium on Computer Architecture, June 2004.
17. M. Herlihy and J. E. Moss. Transactional Memory: Architectural Support for Lock-Free Data Structures. Proceedings of the International Symposium on Computer Architecture, pp. 289-300, May 1993.
18. W. W. Hwu, R. E. Hank, D. M. Gallagher, S. A. Mahlke, D. M. Lavery, G. E. Haab, J. C. Gyllenhaal, and D. I. August. Compiler Technology for Future Microprocessors. Proceedings of the IEEE, vol. 83, no. 12, pp. 1625-1640, December 1995.
19. D. Jani, G. Ezer, and J. Kim. Long Words and Wide Ports: Reinventing the Configurable Processor. Hot Chips, August 2004.
20. H. Kannan, M. Dalton, and C. Kozyrakis. Raksha: A Flexible Architecture for Software Security. Hot Chips, August 2007.
21. B. Khailany, W. J. Dally, S. Rixner, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, and A. Chang. Imagine: Media Processing with Streams. IEEE Micro, pages 35-46, Mar/Apr 2001.
22. R. Krishnaiyer, D. Kulkami, D. Laven, L. Wei, C.-C. Lim; J. Ng, and D. Sehr. An Advanced Optimizer for the IA-64 Architecture. IEEE Micro, vol.20, no.6, pp. 60-68, Nov/Dec 2000.
23. R. C. Kunz. Performance Bottlenecks On Large-Scale Shared-Memory Multiprocessors. PhD Thesis, Stanford University, 2004.
24. J. Kuskin, et al. The Stanford FLASH Multiprocessor. Proceedings of the International Symposium on Computer Architecture, pp. 302-313, April 1994.
25. S. Leibson and J. Kim. Configurable Processors: A New Era in Chip Design. IEEE Computer, vol.38, no.7, pp. 51-59, July 2005.
26. D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. Proceedings of the International Symposium on Computer Architecture, pp. 148-159, 1990.
27. J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, M. Horowitz, and C. Kozyrakis. Comparative Evaluation of Memory Models for Chip Multiprocessors. ACM Transactions on Architecture and Code Optimization, November 2008.
28. G. P. Lowney, S. M. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. S. O'Donnell, and J. C. Ruttenberg. The Multiflow Trace Scheduling Compiler. The Journal of Supercomputing, vol. 7, no. 1-2, pp. 51-142, 1993.
29. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. Dally, and M. Horowitz. Smart Memories: A Modular Reconfigurable Architecture. Proceedings of the International Symposium on Computer Architecture, pp. 161-171, 2000.
30. K. Mai, R. Ho, E. Alon, D. Liu, Y. Kim, D. Patil, and M. Horowitz. Architecture and Circuit Techniques for a 1.1-GHz 16-kb Reconfigurable Memory in 0.18u CMOS. IEEE Journal of Solid-State Circuits, 40(1):261-275, 2005.
31. A. McDonald, J. Chung, H. Chafi, C. C. Minh, B. D. Carlstrom, L. Hammond, C. Kozyrakis, and K. Olukotun. Characterization of TCC on Chip-Multiprocessors. Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, pp. 63-74, September 2005.
32. A. McDonald, J. Chung, B. Carlstrom, C. C. Minh, H. Chafi, C. Kozyrakis, and K. Olukotun. Architectural Semantics for Practical Transactional Memory. Proceedings of the International Symposium on Computer Architecture, June 2006.
33. C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. Proceedings of the IEEE International Symposium on Workload Characterization, pp. 35-46, 2008.
34. S. K. Reinhardt, M. D. Hill, J. R. Larus, A. R. Lebeck, J. C. Lewis, and D. A. Wood. The Wisconsin Wind Tunnel: Virtual Prototyping of Parallel Computers. Proceedings of the ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pp. 48-60, May 1993.
35. M. D. Noakes, D. A. Wallach and W. J. Dally. The J-Machine Multicomputer: An Architectural Evaluation. Proceedings of the International Symposium on Computer Architecture, pp. 224-235, 1993.
36. D. Patterson. Reduced Instruction Set Computers. Communications of the ACM, vol. 28, no.1, January 1985, pp. 9-21.
37. A. Rappaport. Semiconductor Value in the Post Fabless Era. Talk at the Stanford EE Computer Systems Colloquium, January 2009, http://www.stanford.edu/ class/ee380/Abstracts/090128.html
38. O. Shacham, Z. Asgar, H. Chen, A. Firoozshahian, R. Hameed, C. Kozyrakis, W. Qadeer, S. Richardson, A. Solomatnikov, D. Stark, M. Wachs, and M. Horowitz. Smart Memories Polymorphic Chip Multiprocessor. Proceedings of the Design Automation Conference, July 2009.
39. M. S. Schlansker and B. R. Rau. EPIC: Explicitly Parallel Instruction Computing. IEEE Computer, vol.33, no.2, pp.37-45, Feb 2000.
40. A. Smith, J. Burrill, J. Gibson, B. Maher, N. Nethercote, B. Yoder, D.C. Burger, and K.S. McKinley. Compiling for EDGE Architectures. International Conference on Code Generation and Optimization, March, 2006.
41. A. Solomatnikov. Polymorphic Chip Multiprocessor Architecture. PhD Thesis, Stanford University, 2008.
42. A. Solomatnikov, A. Firoozshahian, W. Qadeer, O. Shacham, K. Kelley, Z. Asgar, M. Wachs, R. Hameed, and M. Horowitz. Chip Multi-Processor Generator. Proceedings of the Design Automation Conference, June 2007.
43. J. G. Steffan, et al. A Scalable Approach to Thread-Level Speculation. Proceedings of International Symposium on Computer Architecture, June 2000.
44. S. Swanson, A. Schwerin, M. Mercaldi, A. Petersen, A. Putnam, K. Michelson, M. Oskin, and S.J. Eggers. The WaveScalar architecture. ACM Transactions on Computer Systems, 25, 2, 4, May 2007.
45. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffmann, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe and A. Agarwal. The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs. IEEE Micro, Mar/Apr 2002.
46. M. B. Taylor, W. Lee, J. Miller, D. Wentzlaff, I. Bratt, B. Greenwald, H. Hoffmann, P. Johnson, J. Kim, J. Psota, A. Saraf, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. Proceedings of International Symposium on Computer Architecture, June 2004.
47. Xtensa XTMP and XTSC. Tensilica. http://www.tensilica.com/products/ devtools/hw-dev/sw-xtmp-xtsc.htm
48. W. Thies, M. Karczmarek, and S. P. Amarasinghe. StreaMIT: A Language for Streaming Applications. Proceedings of the International Conference on Compiler Construction, pp. 179-196, 2002.
49. A. Wang, E. Killian, D. Maydan, and C. Rowen. Hardware/Software Instruction Set Configurability for System-on-Chip Processors. Proceedings of the Conference on Design Automation, 2001.
50. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. Proceedings of the International Symposium on Computer Architecture, pp. 24-36, June 1995.