Exploring and predicting the architecture/optimising compiler Co-design Space

Embedded Systems Week 2008 - Proceedings of the 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08

Volumn , Issue , 2008, Pages 31-40

  Dubach, Christophe ^a   Jones, Timothy M ^a   O'Boyle, Michael F P ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

Architecture compiler co design; Design space exploration; Performance prediction

Indexed keywords

ARCHITECTURE/COMPILER CO-DESIGN; DESIGN-SPACE EXPLORATION; EMBEDDED PROCESSORS; ENERGY SAVINGS; ERROR RATES; OPTIMISATIONS; PERFORMANCE IMPROVEMENTS; PERFORMANCE PREDICTION; SUB-OPTIMAL PERFORMANCE; TIME CONSTRAINTS;

COMPUTER ARCHITECTURE; DESIGN; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS; PROGRAM COMPILERS; SPACE RESEARCH;

ARCHITECTURAL DESIGN;

EID: 63349088199     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450095.1450103     Document Type: Conference Paper

References (33)

1. E. İpek, S. A. McKee, R. Caruana, B. R. de Supinski, and M. Schulz. Efficiently exploring architectural design spaces via predictive modeling. In ASPLOS, 2006.
2. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. Construction and use of linear regression models for processor performance analysis. In HPCA, February 2006.
3. B. C. Lee, D. M. Brooks, B. R. de Supinski, M. Schulz, K. Singh, and S. A. McKee. Methods of inference and learning for performance modeling of parallel applications. In PPoPP, 2007.
4. J. Cavazos, C. Dubach, F. Agakov, E. Bonilla, M. F. P. O'Boyle, G. Fursin, and O. Temam. Automatic performance model construction for the fast software exploration of new hardware designs. In CASES, 2006.
5. J. Cavazos, G. Fursin, F. Agakov, E. Bonilla, M. F. P. O'Boyle, and O. Temam. Rapidly selecting good compiler optimizations using performance counters. In CGO, 2007.
6. R. Vuduc, J. W. Demmel, and J. A. Bilmes. Statistical models for empirical search-based performance tuning. Int. J. High Perform. Comput. Appl., 18(1), 2004.
7. K. Vaswani, M. J. Thazhuthaveetil, Y. N. Srikant, and P. J. Joseph. Microarchitecture sensitive empirical models for compiler optimizations. In CGO, 2007.
8. K. D. Cooper, A. Grosul, T. J. Harvey, S. Reeves, D. Subramanian, L. Torczon, and T. Waterman. Acme: adaptive compilation made efficient. SIGPLAN Not., 40(7), 2005.
9. M. Haneda, P.M.W. Knijnenburg, and H.A.G. Wijshoff. Automatic selection of compiler options using non-parametric inferential statistics. PACT, 2005.
10. S. Triantafyllis, M. Vachharajani, N. Vachharajani, and D. I. August. Compiler optimization-space exploration. In CGO, 2003.
11. P. Kulkarni, S. Hines, J. Hiser, D. Whalley, J. Davidson, and D. Jones. Fast searches for effective optimization phase sequences. In PLDI, 2004.
12. Z. Pan and R. Eigenmann. Fast and effective orchestration of compiler optimizations for automatic performance tuning. In CGO, 2006.
13. Intel Corporation. Intel XScale microarchitecture. http://www.intel.com/ design/intelxscale/.
14. G. Contreras et al. XTREM: a power simulator for the Intel XScale core. In LCTES, 2004.
15. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. Cacti 4.0. Technical Report HPL-2006-86, HP Laboratories Palo Alto, 2006.
16. M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In WWC, 2001.
17. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A performance counter architecture for computing accurate cpi components. In ASPLOS, 2006.
18. T. S. Karkhanis and J. E. Smith. A first-order superscalar processor model. In ISCA, 2004.
19. L. Almagor, K. D. Cooper, A. Grosul, T. J. Harvey, S. W. Reeves, D. Subramanian, L. Torczon, and T. Waterman. Finding effective compilation sequences. SIGPLAN Not., 39(7), 2004.
20. A. J. Smola and B. Schölkopf. A tutorial on support vector regression. Statistics and Computing, 14(3), 2004.
21. E. İpek, B. R. de Supinski, M. Schulz, and S. A. McKee. An approach to performance prediction for parallel applications. In Euro-Par, 2005.
22. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. A predictve performance model for superscalar processors. In MICRO, 2006.
23. B. C. Lee and D. M. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In ASPLOS, 2006.
24. B. C. Lee and D. M. Brooks. Illustrative design space studies with microarchitectural regression models. In HPCA, 2007.
25. C. Dubach, T. M. Jones, and M. F. P. O'Boyle. Microarchitectural design space exploration using an architecture-centric approach. In MICRO, 2007.
26. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra. Using predictive modeling for cross-program design space exploration in multicore systems. In PACT, 2007.
27. K. Hoste, A. Phansalkar, L. Eeckhout, A. Georges, L. K. John, and K. De Bosschere. Performance prediction based on inherent program similarity. In PACT, 2006.
28. F. Agakov, E. Bonilla, J. Cavazos, B. Franke, G. Fursin, M. F. P. O'Boyle, J. Thomson, M. Toussaint, and C. K. I. Williams. Using machine learning to focus iterative optimization. In CGO, 2006.
29. M. Zhao, B. R. Childers, and M. Lou Soffa. A model-based framework: An approach for profit-driven optimization. In CGO, 2005.
30. C. Dubach, J. Cavazos, B. Franke, G. Fursin, M. F. P. O'Boyle, and O. Temam. Fast compiler optimisation evaluation using code-feature based performance prediction. In CF, 2007.
31. Milepost. http://www.milepost.eu.
32. The edinburgh compute and data facility (ECDF). http://www.ecdf.ed.ac.uk.
33. The eDIKT initiative. http://www.edikt.org.