Fast compiler optimisation evaluation using code-feature based performance prediction

2007 Computing Frontiers, Conference Proceedings

Volumn , Issue , 2007, Pages 131-142

  Dubach, Christophe ^a,b   Cavazos, John ^a,b   Franke, Björn ^a,b   Fursin, Grigori ^a,c   O'Boyle, Michael F P ^a,b   Temam, Olivier ^a,c  

^a HiPEAC ^*  (United Kingdom)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

^c INRIA   (France)

Author keywords

Architecture; Artificial neural networks; Compiler optimisation; Machine learning; Performance modelling

Indexed keywords

COMPILER OPTIMIZATION; PERFORMANCE MODELING;

LEARNING SYSTEMS; NEURAL NETWORKS; OPTIMIZATION; SOFTWARE ARCHITECTURE;

PROGRAM COMPILERS;

EID: 35348881568     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1242531.1242553     Document Type: Conference Paper

References (24)

1. AGAKOV, F., BONILLA, E., CAVAZOS, J., FRANKE, B., FURSIN, G., O'BOYLE, M. F. P., THOMSON, J., TOUSSAINT, M., AND WILLIAMS, C. K. I. Using machine learning to focus iterative optimization. In CGO '06: Proceedings of the International Symposium on Code Generation and Optimization (Washington, DC, USA, March 2006), IEEE Computer Society, pp. 295-305.
2. ALMAGOR, L., COOPER, K. D., GROSUL, A., HARVEY, T. J., REEVES, S. W., SUBRAMANIAN, D., TORCZON, L., AND WATERMAN, T. Finding effective compilation sequences. In LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems (New York, NY, USA, 2004), ACM Press, pp. 231-239.
3. BISHOP, C Neural Networks for Pattern Recognition. Oxford University Press, 2005.
4. CAVAZOS, J., DUBACH, C., AGAKOV, F., BONILLA, E., O'BOYLE, M. F. P., FURSIN, G., AND TEMAM, O. Automatic performance model construction for the fast software exploration of new hardware designs. In CASES '06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems (New York, NY, USA, October 2006), ACM Press, pp. 24-34.
5. CAVAZOS, J., ELIOT, J., AND MOSS, B. Inducing heuristics to decide whether to schedule. In PLDI'04: Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation (New York, NY, USA, 2004), ACM Press, pp. 183-194.
6. COOPER, K., GROSUL, A., HARVEY, T., REEVES, S., SUBRAMANIAN, D., TORCZON, L., AND WATERMAN, T. Searching for compilation sequences. Tech. rep., Rice University, 2005.
7. COOPER, K. D., GROSUL, A., HARVEY, T. J., REEVES, S., SUBRAMANIAN, D., TORCZON, L., AND WATERMAN, T. Acme: adaptive compilation made efficient. In LCTES '05: Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems (New York, NY, USA, 2005), ACM Press, pp. 69-77.
8. EECKHOUT, L., JR., R. H. B., STOUGIE, B., BOSSCHERE, K. D., AND JOHN, L. K. Control flow modeling in statistical simulation for accurate and efficient processor design studies. SIGARCH Comput. Archit. News 32, 2 (2004), 350.
9. FRANKE, B., O'BOYLE, M., THOMSON, J., AND FURSIN, G. Probabilistic source-level optimisation of embedded programs. In LCTES '05: Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems (New York, NY, USA, 2005), ACM Press, pp. 78-86.
10. FURSIN, G., COHEN, A., O'BOYLE, M., AND TEMAM., O. A practical method for quickly evaluating program optimizations. In Proceedings of the 1st International Conference on High Performance Embedded Architectures & Compilers (HiPEAC) (2005), pp. 29-46.
11. FURSIN, G., O'BOYLE, M., AND KNIJNENBURG, P. Evaluating iterative compilation. In Proceedings of the 15th Workshop on Languages and Compilers for Parallel Computers (LCPC) (2002), pp. 305-315.
12. HALL, M. W., ANDERSON, J. M., AMARASINGHE, S. P., MURPHY, B. R., LIAO, S.-W., BUGNION, E., AND LAM., M. S. Maximizing multiprocessor performance with the suif compiler. Computer 29, 12 (1996), 84-89.
13. IPEK, E., MCKEE, S. A., CARUANA, R., DE SUPINSKI, B. R., AND SCHULZ, M. Efficiently exploring architectural. design spaces via predictive modeling. Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XII) 34, 5 (October 2006), 195-206.
14. KARKHANIS, T. S., AND SMITH, J. E. A first-order superscalar processor model. In Proceedings of the 1st Annual International Symposium on Computer Architecture (ISCA-04) (2004), p. 338.
15. KARURI, K., FARUQUE, M. A. A., KRAEMER, S., LEUPERS, R., ASCHEID, G., AND MEYR, H. Fine-grained application source code profiling for asip design. In DAC 05: Proceedings of the 42nd annual conference on Design automation (New York, NY, USA, 2005), ACM Press, pp. 329-334.
16. KULKARNI, P., ZHAO, W., MOON, H., CHO, K., WHALLEY, D., DAVIDSON, J., BAILEY, M., PAEK, Y., AND GALLIVAN, K. Finding effective optimization phase sequences. In Proceedings of the Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES) (2003), pp. 12-23.
17. LEE, C Utdsp benchmark suite. In http://www.eecg.toronto.edu/~corinna/ DSP/infrastructure/UTDSP.html (1998).
18. MONSIFROT, A., BODIN, F., AND QUINIOU, R. A machine learning approach to automatic production of compiler heuristics. In AIMSA '02: Proceedings of the 10th International Conference on Artificial Intelligence: Methodology, Systems, and Applications (London, UK, 2002), Springer-Verlag, pp. 41-50.
19. PAN, Z., AND EIGENMANN, R. Fast, automatic, procedure-level performance tuning. In PACT '06: Proceedings of the 15th international conference on Parallel architectures and compilation techniques (New York, NY, USA, 2006), ACM Press, pp. 173-181.
20. SAGHIR, M., CHOW, P., AND LEE, C. A comparison of traditional and vliw dsp architecture for compiled dsp applications. In Proceedings of the International Workshop on Compiler and Architecture Support for Embedded Systems (CASES) (1998).
21. STEPHENSON, M., AND AMARASINGHE, S. Predicting unroll factors using supervised classification. In CGO '05: Proceedings of the international symposium on Code generation and optimization (Washington, DC, USA, 2005), IEEE Computer Society, pp. 123-134.
22. TRIANTAFYLLIS, S., VACHHARAJANI, M., VACHHARAJANI, N., AND AUGUST, D. I. Compiler optimization-space exploration. In CGO '03: Proceedings of the international symposium on Code generation and optimization (Washington, DC, USA, 2003), IEEE Computer Society, pp. 204-215.
23. WENISCH, T. F., WUNDERLICH, R. E., FALSAFI, B., AND HOE, J. C. Turbosmarts: accurate microarchitecture simulation sampling in minutes. SIGMETRICS Perform. Eval. Rev. 33, 1 (2005), 408-409.
24. WUNDERLICH, R. E., WENISCH, T. F., FALSAFI, B., AND HOE, J. C. Smarts: accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture (New York, NY, USA, 2003), ACM Press, pp. 84-97.