Implementation and evaluation of Skip-links: A dynamically reconfiguring topology for energy-efficient NoCs

International Journal of Embedded and Real-Time Communication Systems

Volumn 2, Issue 3, 2011, Pages 21-49

  Hollis, Simon J ^a   Jackson, Chris ^a  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

Dynamic optimisation; Energy efficiency; Latency; Network on chip; Reconfigurable; Traffic modelling

Indexed keywords

EID: 84872905746     PISSN: 19473176     EISSN: 19473184     Source Type: Journal    
DOI: 10.4018/jertcs.2011070102     Document Type: Article

References (26)

1. Asanovic, K., Bodik, R., Catanzaro, B. C., Gebis, J. J., Husbands, P., Keutzer, K., et al. (2006). The landscape of parallel computing research: A view from Berkeley (Tech. Rep. No. UCB/EECS-2006-183). Berkeley, CA: University of California.
2. Banerjee, A., Mullins, R., & Moore, S. (2007, May). A power and energy exploration of network-on-chip architectures. In Proceedings of the First International Symposium on Networks-on-Chip (pp. 163-172). Washington, DC: IEEE Computer Society.
3. Chen, G., Li, F., & Kandemir, M. (2007). Compiler-directed application mapping for Noc based chip multiprocessors. SIGPLAN Notes, 42(7), 155-157. doi:10.1145/1273444.1254796
4. Dally, W. J., & Towles, B. (2001). Route packets, not wires: On-chip interconnection networks. In Proceedings of the 38th Conference on Design Automation (pp. 684-689). New York, NY: ACM Press.
5. Dally, W. J., & Towles, B. (2003). Principles and practices of interconnection networks. San Francisco, CA: Morgan Kaufmann.
6. Hollis, S. J., & Jackson, C. (2009, September). When does network-on-chip bypassing make sense? In Proceedings of the 22nd IEEE International SOCC Conference (pp. 143-146). Washington, DC: IEEE Computer Society.
7. Hu, J., & Marculescu, R. (2005). Energy- and performance-aware mapping for regular Noc architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(4).
8. Jackson, C., & Hollis, S. J. (2011). A deadlock-free routing algorithm for dynamically reconfigurable networks-on-chip. Microprocessors and Microsystems, 35(2), 139-151. doi:10.1016/j.micpro.2010.09.004
9. Kinniment, D. J. (2007). Synchronization and arbitration in digital systems. Chichester, UK: John Wiley & Sons. doi:10.1002/9780470517147
10. Krstic, M., Grass, E., Gurkaynak, F. K., & Vivet, P. (2007). Globally asynchronous, locally synchronous circuits: Overview and outlook. IEEE Design & Test of Computers, 24, 430-441. doi:10.1109/MDT.2007.164
11. Kumar, A., Peh, L.-S., Kundu, P., & Jha, N. K. (2007). Express virtual channels: Towards the ideal interconnection fabric. SIGARCH Computer Architecture News, 35(2), 150-161. doi:10.1145/1273440.1250681
12. Lee, K., Lee, S.-J., & Yoo, H.-J. (2006). Low-power network-on-chip for high-performance soc design. IEEE Transactions on Very Large Scale Integration Systems, 14, 148-160. doi:10.1109/TVLSI.2005.863753
13. Michelogiannakis, G., & Dally, W. J. (2009). Router designs for elastic buffer on-chip networks. In Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (pp. 1-10). New York, NY: ACM Press.
14. Moore, S., & Greenfield, D. (2008). The next resource war: Computation vs. communication. In Proceedings of the International Workshop on System Level Interconnect Prediction (pp. 81-86). New York, NY: ACM Press.
15. Mullins, R. (2006, Nov.). Minimising dynamic power consumption in on-chip networks. In Proceedings of the International Symposium on System-on-Chip (pp. 1-4).
16. Nollet, V., Marescaux, T., Verkest, D., Mignolet, J.-Y., & Vernalde, S. (2004). Operating-system controlled network on chip. In Proceedings of the 41st Annual Conference on Design Automation (pp. 256-259). New York, NY: ACM Press.
17. Ogras, U. Y., & Marculescu, R. (2006). It's a small world after all: Noc performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integration Systems, 14(7), 693-706. doi:10.1109/TVLSI.2006. 878263
18. Schwiebert, L., & Jayasimha, D. N. (1993). Optimal fully adaptive wormhole routing for meshes. In Proceedings of the ACM/IEEE Conference on Supercomputing (pp. 782-791). New York, NY: ACM Press.
19. Shalf, J., Kamil, S., Oliker, L., & Skinner, D. (2005). Analyzing ultra-scale application communication requirements for a reconfigurable hybrid interconnect. In Proceedings of the ACM/IEEE Conference on Supercomputing (p. 17). Washington, DC: IEEE Computer Society.
20. Soteriou, V., & Peh, L.-S. (2004, October). Design-space exploration of power-aware on/off interconnection networks. In Proceedings of the 22nd International Conference on Computer Design (pp. 510-517). Washington, DC: IEEE Computer Society.
21. Soteriou, V., Wang, H., & Peh, L.-S. (2006). A statistical traffic model for on-chip interconnection networks. In Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, And Simulation (pp. 104-116). Washington, DC: IEEE Computer Society.
22. Sparso, J., & Furber, S. (2001). Principles of asynchronous circuit design - a systems perspective. Dordrecht, The Netherlands: Kluwer Academic.
23. Stensgaard, M. B., & Sparsø, J. (2008). Renoc: A network-on-chip architecture with reconfigurable topology. In Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip (pp. 55-64). Washington, DC: IEEE Computer Society.
24. Stine, J. E., Castellanos, I., Wood, M., Henson, J., Love, F., Davis, W. R., et al. (2007). Freepdk: An open-source variation-aware design kit. In Proceedings of the IEEE International Conference on Microelectronic Systems Education (pp. 173-174). Washington, DC: IEEE Computer Society.
25. Towles, B., Dally, W. J., & Boyd, S. (2003). Throughput-centric routing algorithm design. In Proceedings of the Fifteenth Annual ACM Symposium on Parallel Algorithms and Architectures (pp. 200-209). New York, NY: ACM Press.
26. Ye, T., Benini, L., & De Micheli, G. (2002). Analysis of power consumption on switch fabrics in network routers. In Proceedings of the 39th Design Automation Conference (pp. 524-529). New York, NY: ACM Press.