SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

International Workshop on System Level Interconnect Prediction, SLIP

Volumn , Issue , 2008, Pages 81-85

The next resource war: Computation vs. communication

(2) Moore, Simon a Greenfield, Daniel a

a UNIVERSITY OF CAMBRIDGE (United Kingdom)

Author keywords

CMP; Communication complexity; Fractal structure; Networks on chip; Rent's rule; Temporal interconnect; Tera scale

Indexed keywords

ALGORITHMS; FRACTALS; LOGIC PROGRAMMING; MICROPROCESSOR CHIPS;

COMMUNICATION COMPLEXITY; FRACTAL STRUCTURE; NETWORKS-ON-CHIP; TEMPORAL INTERCONNECT;

ELECTRIC POWER TRANSMISSION NETWORKS;

EID: 43349088062 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1145/1353610.1353627 Document Type: Conference Paper

Times cited : (17)

References (8)

1
- 43349096071
- K. Asanovic, R. Bodik, B.C. Catanzaro, J.J. Gerbis, P. Husbands, K. Keutzer, D.A. Patterson, W.L Plishker, J. Shalf, S.W. Williams, and K.A. Yelick. The landscape of parallel computing research: A view from Berkeley. Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley, December 18 2006.
- K. Asanovic, R. Bodik, B.C. Catanzaro, J.J. Gerbis, P. Husbands, K. Keutzer, D.A. Patterson, W.L Plishker, J. Shalf, S.W. Williams, and K.A. Yelick. The landscape of parallel computing research: A view from Berkeley. Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley, December 18 2006.

2
- 36349006382
- A Power and Energy Exploration of Network-on-Chip Architectures
- May
- A. Banerjee, R.D. Mullins and S.W. Moore. A Power and Energy Exploration of Network-on-Chip Architectures, In Proceedings of the First Intl. Symp. on Networks-on-Chips, May 2007.
- (2007) Proceedings of the First Intl. Symp. on Networks-on-Chips
- Banerjee, A.¹ Mullins, R.D.² Moore, S.W.³

3
- 0034459842
- The interpretation and application of Rent's rule
- Dec
- P. Christie and D. Stroobandt. The interpretation and application of Rent's rule. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 8(6):639-648, Dec. 2000.
- (2000) Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.8 , Issue.6 , pp. 639-648
- Christie, P.¹ Stroobandt, D.²

4
- 33846136468
- Fractal dimension in software networks
- G. Concas, M. F. Locci, M. Marchesi, S. Pinna, and I. Turnu. Fractal dimension in software networks. EPL (Europhysics Letters), 76(6):1221-1227, 2006.
- (2006) EPL (Europhysics Letters) , vol.76 , Issue.6 , pp. 1221-1227
- Concas, G.¹ Locci, M.F.² Marchesi, M.³ Pinna, S.⁴ Turnu, I.⁵

5
- 33750096553
- Computer architecture is all about interconnect
- February
- W.J. Dally. Computer architecture is all about interconnect. HPCA Panel, February 2002.
- (2002) HPCA Panel
- Dally, W.J.¹

6
- 36348965912
- Implications of Rent's rule for NoC design and its fault-tolerance
- May
- D. Greenfield, A. Banerjee, J.G. Lee and S.W. Moore. Implications of Rent's rule for NoC design and its fault-tolerance, In Proceedings of the First Intl. Symp. on Networks-on-Chips, May 2007.
- (2007) Proceedings of the First Intl. Symp. on Networks-on-Chips
- Greenfield, D.¹ Banerjee, A.² Lee, J.G.³ Moore, S.W.⁴

7
- 34247381686
- Cache miss behavior: Is it sqrt 2?
- New York, NY, USA, ACM
- A. Hartstein, V. Srinivasan, T.R. Puzak, and P.G. Emma. Cache miss behavior: is it sqrt 2? In CF '06: Proceedings of the 3rd conference on Computing frontiers, pages 313-320, New York, NY, USA, 2006. ACM.
- (2006) CF '06: Proceedings of the 3rd conference on Computing frontiers , pp. 313-320
- Hartstein, A.¹ Srinivasan, V.² Puzak, T.R.³ Emma, P.G.⁴

8
- 0015206785
- On a pin versus block relationship for partitions of logic graphs
- Dec
- B.S. Landman and R.L. Russo. On a pin versus block relationship for partitions of logic graphs. IEEE Trans. Comput., 20(12):1469-1479, Dec. 1971.
- (1971) IEEE Trans. Comput , vol.20 , Issue.12 , pp. 1469-1479
- Landman, B.S.¹ Russo, R.L.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.