When does Network-on-Chip bypassing make sense?

Proceedings - IEEE International SOC Conference, SOCC 2009

Volumn , Issue , 2009, Pages 143-146

  Hollis, Simon J ^a   Jackson, Chris ^a  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY CONSUMPTION; MANY-CORE; MULTI CORE; NETWORK ON CHIP; NETWORKS ON CHIPS; NOC DESIGN; PROCESSING CORE; ROUTING FUNCTIONALITY; ROUTING NODE;

MICROPROCESSOR CHIPS; PROGRAMMABLE LOGIC CONTROLLERS; VLSI CIRCUITS;

ROUTERS;

EID: 77949589985     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCCON.2009.5398074     Document Type: Conference Paper

References (9)

1. T. Bjerregaard and S. Mahadevan. "a survey of research and practices of network-on-chip". ACM Comput. Surv., 38(1):1-51, 2006.
2. J. Flich, A. Mejia, P. Lopez, and J. Duato. "region-based routing: An efficient routing mechanism to tackle unreliable hardware in network on chips". Networks-on-Chip, 2007. NOCS 2007. First International Symposium on, pages 183-194, May 2007.
3. R. Holsmark and S. Kumar. "corrections to chen and chiu's fault tolerant routing algorithm for mesh networks". J. Inf. Sci. Eng., 23(6):1649-1662, 2007.
4. S.-J. Lee, K. Lee, and H.-J. Yoo. "analysis and implementation of practical, cost-effective networks on chips". Design & Test of Computers, IEEE, 22(5):422-433, Sept.-Oct. 2005.
5. A. Mejia, J. Flich, J. Duato, S.-A. Reinemo, and T. Skeie. "segment-based routing: an efficient fault-tolerant routing algorithm for meshes and tori". Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International, April 2006.
6. U. Y. Ogras and R. Marculescu. "application-specific network-on-chip architecture customization via long-range link insertion". In ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, pages 246-253, Washington, DC, USA, 2005. IEEE Computer Society.
7. M. Schafer, T. Hollstein, H. Zimmer, and M. Glesner. "deadlock-free routing and component placement for irregular mesh-based networks-on-chip". Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on, pages 238-245, Nov. 2005.
8. K. Srinivasan, K. Chatha, and G. Konjevod. "an automated technique for topology and route generation of application specific on-chip interconnection networks". Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on, pages 231-237, Nov. 2005.
9. M. B. Stensgaard and J. Sparsø. "ReNoC: A network-on-chip architecture with reconfigurable toplogy". In Proc. The 2nd IEEE International Symposium on Networks-on-Chip (NoCS 2008), pages 55-64, 7-11 April 2008.