PGCapping: Exploiting power gating for power capping and core lifetime balancing in CMPs

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2012, Pages 13-22

  Ma, Kai ^a   Wang, Xiaorui ^a  

^a Ohio State University   (United States)

Author keywords

Chip multiprocessor; Control theory; Lifetime balancing; Power capping; Power control; Power gating

Indexed keywords

APPLICATION PERFORMANCE; BALANCING ALGORITHMS; CHIP MULTIPROCESSOR; CHIP MULTIPROCESSORS; EXTENSIVE SIMULATIONS; HARDWARE TESTBEDS; MULTI CORE; OVERCLOCKING; POWER CAPPING; POWER GATINGS; SEQUENTIAL APPLICATIONS; TIGHTLY-COUPLED;

ALGORITHMS; CONTROL THEORY; KNOBS; MICROPROCESSOR CHIPS; PARALLEL ARCHITECTURES; POWER CONTROL;

BENCHMARKING;

EID: 84867501738     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2370816.2370821     Document Type: Conference Paper

References (42)

1. AMD. AMD dragon platform technology performance tuning guide, 2009.
2. AMD. AMD family 10h server and workstation processor power and thermal data sheet, 2010.
3. W. L. Bircher et al. Predictive power management for multi-core processors. In WEED, 2010.
4. R. Bitirgen et al. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In MICRO, 2008.
5. J. Blome et al. Self-calibrating online wearout detection. In MICRO, 2007.
6. D. P. Bovet and M. Cesati. Understanding the Linux Kernel, Third Edition. O'Reilly, 1997.
7. BP. BP3180N datasheet. http://www.solardepot.com/pdf/BP3180N.pdf 2009.
8. M. Chen et al. Coordinating processor and main memory for efficient server power control. In ICS, 2011.
9. A. K. Coskun et al. Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors. In MMCS, SIGMETRICS, 2009.
10. G. F. Franklin et al. Digital Control of Dynamic Systems, 3rd edition. Addition-Wesley, 1997.
11. X. Fu, X. Wang, and C. Lefurgy. How much power oversubscription is safe and allowed in data centers? In ICAC, 2011.
12. B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale cmps through core overclocking. In PACT, 2007.
13. M. Horowitz. Scaling, power, and the future of CMOS. In VLSID, 2007.
14. L. Huang et al. Lifetime reliability-aware task allocation and scheduling for MPSoC platforms. In DATE, 2009.
15. Intel. Intel Core i7 processor extreme edition and Intel Core i7 processor datasheet. Technical report, Intel Corporation, November 2008.
16. C. Isci et al. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In MICRO, 2006.
17. C. Isci and M. Martonosi. Runtime power monitoring in high-end processors: Methodology and empirical data. In MICRO, 2003.
18. A. Kansal et al. Virtual machine power metering and provisioning. In SoCC, 2010.
19. U. R. Karpuzcu et al. The bubblewrap many-core: popping cores for sequential acceleration. In MICRO, 2009.
20. W. Kim et al. System level analysis of fast, per-core DVFS using on-chip switching regulators. In HPCA, 2008.
21. J. Lee and N. S. Kim. Optimizing throughput of powerand thermal-constrained multicore processors using dvfs and per-core power-gating. In DAC, 2009.
22. C. Lefurgy et al. Server-level power control. In ICAC, 2007.
23. J. Leverich et al. Power management of datacenter workloads using per-core power gating. IEEE Comput. Archit. Lett., 8, 2009.
24. C. Li et al. Solarcore: Solar energy driven multi-core architecture power management. In HPCA, 2011.
25. J. Li et al. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In HPCA, 2006.
26. T. Li et al. Spin detection hardware for improved management of multithreaded systems. IEEE Trans. Parallel Distrib. Syst., 17(6), 2006.
27. A. Lungu et al. Dynamic power gating with quality guarantees. In ISLPED, 2009.
28. K. Ma, X. Li, M. Chen, and X. Wang. Scalable power control for many-core architectures running multi-threaded applications. In ISCA, 2011.
29. N. Madan et al. A case for guarded power gating in multi-core processors. In HPCA, 2011.
30. K. Meng et al. Multi-optimization power management for chip multiprocessors. In PACT, 2008.
31. Z. Mwaikambo and A. Raj. Linux kernel hotplug CPU support. Linux Symposium, 2, 2004.
32. NREL. Measurement and instrumentation data center. http://www.nrel.gov/ midc, 2011.
33. R. Raghavendra et al. No power struggles: Coordinated multi-level power management for the data center. In ASPLOS, 2008.
34. K. Rangan et al. Thread motion: Fine-grained power management for multi-core systems. In ISCA, 2009.
35. J. Srinivasan et al. Lifetime reliability: toward an architectural solution. Micro, IEEE, 2005.
36. N. Sturcken et al. A 2.5d integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8a/mm2. In ISSCC, 2012.
37. R. Teodorescu and J. Torrellas. Variation-aware application scheduling and power management for chip multiprocessors. In ISCA, 2008.
38. X. Wang and M. Chen. Cluster-level feedback power control for performance optimization. In HPCA, 2008.
39. X. Wang et al. SHIP: Scalable hierarchical power control for large-scale data centers. In PACT, 2009.
40. Y. Wang, K. Ma, and X. Wang. Temperature-constrained power control for chip multiprocessors with online model estimation. In ISCA, 2009.
41. J. A. Winter et al. Scalable thread scheduling and global power management for heterogeneous many-core architectures. In PACT, 2010.
42. C. Zhuo et al. Process variation and temperature-aware reliability management. In DATE, 2010.