Power management of datacenter workloads using per-core power gating

IEEE Computer Architecture Letters

Volumn 8, Issue 2, 2010, Pages 48-51

  Leverich, Jacob ^a,b   Monchiero, Matteo ^a   Talwar, Vanish ^a   Ranganathan, Parthasarathy ^a   Kozyrakis, Christos ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

Energy aware systems; Integration and modeling; System architectures

Indexed keywords

DATA CENTERS; ENERGY CONSUMPTION; ENERGY-AWARE SYSTEMS; ENTERPRISE ENVIRONMENT; LEAKAGE POWER; MODERN PROCESSORS; MULTI-CORE PROCESSOR; ON DYNAMICS; POWER GATINGS; POWER MANAGEMENTS; POWER MODES; PROCESSOR POWER; REAL-WORLD APPLICATION; VOLTAGE SUPPLY; WIDE SPECTRUM;

ELECTRIC POWER MEASUREMENT; ENERGY MANAGEMENT;

ENERGY EFFICIENCY;

EID: 75449089335     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2009.46     Document Type: Article

References (11)

1. Intel microarchitecture (Nehalem). Available at www.intel.com/technology/ architecture-silicon/next-gen.
2. L. A. Barroso and U. Holzle. The case for energy-proportional computing. Computer, 40(12):33-37, 2007.
3. J. Donald and M. Martonosi. Techniques for multicore thermal management: Classification and new exploration. In Proc. of the 33rd annual Intl. symposium on Computer Architecture, 2006.
4. M. S. Gupta, J. L. Oatley, R. Joseph, G.-Y. Wei, and D. M. Brooks. Understanding voltage variations in chip multiprocessors using a distributed power-delivery network. In DATE '07: Proc. of the conference on Design, automation and test in Europe, 2007.
5. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In Proc. of the 39th Annual Intl. Symposium on Microarchitecture, 2006.
6. W. Kim, M. Gupta, G.-Y.Wei, and D. Brooks. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proc. of the 14th Intl. Symposium on High-Performance Computer Architecture, 2008.
7. J. Li and J. Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In Proc. of the 12th Intl. Symposium on High-Performance Computer Architecture, 2006.
8. Q. Wu et al. Dynamic-compiler-driven control for microprocessor energy and performance. IEEE Micro, 26(1):119-129, 2006.
9. L. Ramos and R. Bianchini. C-Oracle: Predictive thermal management for data centers. In HPCA'08: The 14th Intl. Symposium on High-Performance Computer Architecture, 2008.
10. S. Nomura et al. A 9.7mw AAC-decoding, 620mW H.264 720p 60fps decoding, 8-core media processor with embedded forwardbody- biasing and power-gating circuit in 65nm CMOS technology. In Proc. of the IEEE Intl. Solid-State Circuits Conference, 2008.
11. J. Stinson and S. Rusu. A 1.5GHz third generation Itanium processor. In Proc. of the Intl. Solid-State Circuits Conference, 2003.