Lifetime reliability-aware task allocation and scheduling for MPSoC platforms

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 51-56

  Lin, Huang ^a   Feng, Yuan ^a   Qiang, Xu ^a  

^a CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODEL; ANNEALING PROCESS; DESIGN SPACE EXPLORATION; EMBEDDED MULTIPROCESSORS; LIFETIME RELIABILITY; MULTI-PROCESSOR PLATFORMS; SEMICONDUCTOR TECHNOLOGY; SIMULATED ANNEALING TECHNIQUES; SOLUTION QUALITY; SPEED-UPS; TASK ALLOCATION AND SCHEDULING; TASK GRAPH;

MULTIPROCESSING SYSTEMS; RELIABILITY; SCHEDULING ALGORITHMS; SEMICONDUCTOR DEVICE MANUFACTURE; SPACE RESEARCH;

SIMULATED ANNEALING;

EID: 70350066525     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. Methods for calculating failure rates in units of fits (jesd85). JEDEC Publication, 2001.
2. Failure mechanisms and models for semiconductor devices (jep122c). JEDEC Publication, 2003.
3. ARM. ARM11 primeXsys platform. http://www.jp.arm.com/event/images/ forum2002/02-print-arm11-primexsys-platform-ian.pdf.
4. J. R. Black. Electromigration - a brief survey and some recent results. ED-16(4):338-347, Apr. 1969.
5. S. Borkar. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. 25(6):10-16, Nov.-Dec. 2005.
6. S.-C. Chang, S.-Y. Deng, and J. Y.-M. Lee. Electrical characteristics and reliability properties of metal-oxide-semiconductor field-effect transistors with dy2o3 gate dielectric. App. Phy. Let., 89(5), Aug. 2006.
7. R. C. Correa, A. Ferreira, and P. Rebreyend. Scheduling multiprocessor tasks with genetic algorithms. IEEE Trans. on Paral. and Distrib. Sys., 10(8):825-837, Aug. 1999.
8. A. Coskun, et al. Analysis and optimization of mpsoc reliability. J. of Low Power Electronics, 15(2):159-172, Feb. 2006.
9. A. K. Coskun, T. S. Rosing, and K. Whisnant. Temperature aware task scheduling in MPSoCs. In Proc. DATE, pp. 1659-1664, 2007.
10. A. Dasgupta and R. Karri. Electromigration reliability dnhancement via bus activity distribution. In Proc. DAC, pp. 353-356, 1996.
11. R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: Task Graphs for Free. In Proc. CODES+ISSS, pp. 97-101, 1998.
12. A. Dogan and F. Ozguner. Matching and scheduling algorithms for minimizing execution time and failure probability of applications in heterogeneous computing. IEEE Trans. on Paral. and Distrib. Sys., 13(3):308-323, Mar. 2002.
13. A. Gerasoulis and T. Yang. On the granularity and clustering of directed acyclic task graphs. IEEE Trans. on Paral. and Distrib. Sys., 4(6):686-701, June 1993.
14. A. K. Goel. High-speed VLSI interconnections. IEEE Press, 2nd edition, 2007.
15. L. Huang and Q. Xu. On modeling the lifetime reliability of homogeneous many-core systems. In Proc. PRDC, pp. 87-94, 2008.
16. Y.-K. Kwok and I. Ahmad. Static task scheduling and allocation algorithms for scalable parallel and distributed systems: classification and performance comparison. In Y. C. Kwong, editor, Annual Review of Scalable Computing, pp. 107-227. Singapore University Press, 2000.
17. G. Liao, et al. A comparative study of multiprocessor list scheduling heuristics. In Proc. HICSS, pp. 68-77, 1994.
18. M. Nicolaidis. Design for soft error mitigation. IEEE Trans. on Dev. and Mat. Rel., 5(3):405-418, Sep. 2005.
19. J. Oh and C.Wu. Genetic-algorithm-based real-time task scheduling with multiple goals. J. of Sys. and Softw., 71(3):245-258, May 2004.
20. S. M. Shatz, J.-P. Wang, and M. Goto. Task allocation for maximizing reliability of distributed computer systems. IEEE Trans. Comput., 41(9):1156-1168, Sep. 1992.
21. J. Shin, et al. A framework for architecture-level lifetime reliability modeling. In Proc. DSN, pp. 534-543, 2007.
22. K. Skadron, et al. Temperature-aware microarchitecture. In Proc. ISCA, pp. 2-13, 2003.
23. J. Srinivasan, et al. The case for lifetime reliability-aware microprocessors. In Proc. ISCA, pp. 276-287, 2004.
24. J. Srinivasan, et al. Exploiting structural duplications for lifetime reliability Enhancement. In Proc. ISCA, pp. 520-531, 2005.
25. Y. Xie and W.-L. Hung. Temperature-aware task allocation and scheduling for embedded multiprocessor systems-on-chip (mpsoc) design. J. of VLSI Sig. Proc., 45:177-189, 2006.
26. C. Zhu, et al. Reliable multiprocessor system-on-chip synthesis. In Proc. CODES+ISSS, pp. 239-244, 2007.