Fully integrated CMOS EME-suppressing current regulator for automotive electronics

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 2, 2012, Pages 266-275

  Zhou, Junfeng ^a   Dehaene, Wim ^b,c  

^a P3 Group   (Germany)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c IIMEC Vzw   (Belgium)

Author keywords

di dt noise; digital integrated circuits; electromagnetic emissions; frequency modulation; spread spectrum clocking; supply current; switching noise; voltage regulator

Indexed keywords

CAPACITANCE; CLOCKS; CMOS INTEGRATED CIRCUITS; CONTINUOUS TIME SYSTEMS; CUTOFF FREQUENCY; DIGITAL INTEGRATED CIRCUITS; ELECTROMAGNETIC DISPERSION; ELECTROMAGNETIC WAVE EMISSION; INTEGRATED CIRCUIT MANUFACTURE; VOLTAGE REGULATORS;

DI/DT NOISE; ELECTROMAGNETIC EMISSIONS; SPREAD SPECTRUM CLOCKING; SUPPLY CURRENTS; SWITCHING NOISE;

FREQUENCY MODULATION;

EID: 84856464263     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2162467     Document Type: Article

References (34)

1. Measurement of electromagnetic emissions, 150 kHz to 1 GHz-Part 1: General conditions and definitions 2012, IEC 61967-1 Ed. 1.0: Integrated circuits.
2. D. J. Allstot, S. Kiaei, and R. H. Zele, "Analog logic techniques steer around the noise," IEEE Circuits Devices Mag., vol. 9, pp. 18-21, Sep. 1993.
3. H.-T. Ng and D. J. Allstot, "CMOS current steering logic for lowvoltage mixed-signal integrated circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 5, pp. 301-308, Sep. 1997. (Pubitemid 127770564)
4. J. Zhou and W. Dehaene, "Evaluation of power supply noise in CMOS and low noise logic cells," in Proc. Asia-Pacific Symp. Electromagn. Compat. and 19th Int. Zurich Symp. Electromagn. Compat., May 19-23, 2008, pp. 12-15.
5. K. Hardin et al., "Spread spectrum clock generation for the reduction of radiated emissions," in Proc. IEEE Int. Symp. Electromagn. Compat., 1994, pp. 227-231.
6. D. Pandini, G. A. Repetto, and V. Sinisi, "Clock distribution techniques for low-EMI design," in Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. New York: Springer, 2007, vol. 4644, Lecture Notes in Computer Science, pp. 201-210.
7. J. Zhou and W. Dehaene, "Comparison of logic families for improved EMC behavior of mixed-signal ICs," in Proc. 5th Int. Workshop Electromagn. Compat. Integr. Circuits, Munich, Germany, Nov. 28-30, 2005.
8. J. Zhou and W. Dehaene, "A fully integrated low EMI noise power supply technique for CMOS digital IC's in automotive application," in Proc. 33rd Eur. Solid-State Circuits Conf. (ESSCIRC), Munich, Germany, Sep. 11-13, 2007, pp. 264-267.
9. J. Zhou and W. Dehaene, "Design of an on-chip EMI-suppressing regulator for automotive electronics applications," in Proc. 6th Int. Workshop Electromagn. Compat. Integr. Circuits, Torino, Italy, Nov. 28-30, 2007, pp. 223-227.
10. J. Zhou and W. Dehaene, "Measurements of anEMCtest chip for lower EME in CMOS digital ICs," in Proc. EMC Eur., Int. Symp. EMC, Hamburg, Germany, Sep. 8-12, 2008, pp. 26-29.
11. W. C. Sansen, Analog Design Essentials. New York: Springer, 2006.
12. C. Galup-Montoro et al., "Series-parallel association of FETs for high gain and high frequency applications," IEEE J. Solid-State Circuits, vol. 9, pp. 1094-1101, Sep. 1994.
13. P. R. Gray and R. G. Meyer, "MOS operational amplifier design: A tutorial overview," IEEE J. Solid-State Circuits, vol. SSC-17, pp. 969-982, Dec. 1982.
14. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SSC-18, pp. 629-633, Dec. 1983.
15. R. J. Baker, CMOS: Circuit Design, Layout and Simulation, 2nd ed. Boise, ID: Wiley-IEEE, 2005, pp. 531-538.
16. L. D. Smith et al., "Power distribution design methodology and capacitor selection for modern CMOS technology," IEEE Trans. Adv. Packag., vol. 22, no. 3, pp. 284-291, Aug. 1999. (Pubitemid 30559648)
17. T. Sudo, "Behaviour of switching noise and electromagnetic radiation in relation to package properties and on-chip decoupling capacitance," in Proc. 17th In. Zurich Symp. Electromagn. Compat., 2006, pp. 568-573. (Pubitemid 44753515)
18. J. Kim et al., "Effects of on-chip and off-chip decoupling capacitors onelectromagnetic radiated emission," in Proc. 48th IEEE Electron. Compon. Technol. Conf., 1998, pp. 610-614.
19. L. Huang et al., "Effects of on-package decoupling on microprocessor power delivery design," in Proc. IEEE 5th Topical Meet. Electr. Perform. Electron. Packag. 1996, pp. 86-89.
20. S. Hayashi and M. Yamada, "EMI-noise analysis under ASIC design environment," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 11, pp. 1337-1346, Nov. 2000. (Pubitemid 32168811)
21. B. Vrignon et al., "Characterization and modeling of parasitic emission in deep submicron CMOS," IEEE Trans. Electromagn. Compat., vol. 47, no. 2, pp. 382-385, May 2005.
22. M. Badaroglu et al., "Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1119-1130, Jul. 2004.
23. M. Ingels and M. S. J. Steyaert, "Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode IC's," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1136-1141, Jul. 1997. (Pubitemid 127580572)
24. P. Larsson, "ΔΣΔσΔΣ noise in CMOS integrated circuits," JAnalog Integr. Circuits Signal Process., vol. 14, pp. 113-129, Sep. 1997.
25. D. J. Allstot et al., "Current-mode logic techniques for CMOS mixedmode ASICs," in Proc. IEEE Custom Integr. Circuits Conf.,May 1991, pp. 25.2/1-25.2/4.
26. D. J. Allstot et al., "Folded source-coupled logic vs. CMOS static logic for low-noisemixed-signal ICs," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 40, no. 9, pp. 553-563, Sep. 1993.
27. S. Maskai et al., "Synthesis techniques for CMOS folded source-coupled logic circuits," IEEE J. Solid-State Circuits, vol. 27, no. 8, pp. 1157-1167, Aug. 1992.
28. T. Furuyama et al., "A new on-chip converter for submicrometer high-density DRAMs," IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 437-441, Jun. 1987. (Pubitemid 17582736)
29. M. Horiguchi et al., "A tunable CMOS-DRAM voltage limiter with stabilized feedbackamplifier," IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1129-1135, Oct. 1990.
30. K. Nakamura et al., "Study on the relation of internal voltage converter and ground noise," in Proc. IEICE Jpn. Spring Conf., 1993, vol. C-618, pp. 5-248.
31. D. Takashima et al., "Noise suppression scheme for giga-scale DRAM with hundreds of I/Os," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 1996, pp. 196-197.
32. D. Takashima et al., "Noise suppression scheme for gigabit-scale and gigabyte/s data-rateLSI's," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 260-267, Feb. 1998. (Pubitemid 128576202)
33. M. M. Budnik and K. Roy, "A power delivery and decoupling network minimizing ohmic loss and supply voltage variation in silicon nanoscale technologies," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1336-1346, Dec. 2006. (Pubitemid 46181210)
34. Y. Lee and R. Mitra, "Electromagnetic interference mitigation by using a spreas-spectrum approach," IEEE Trans. Electromagn. Compat., vol. 44, no. 2, pp. 380-385, May 2002. (Pubitemid 34731938)