-
1
-
-
0028369731
-
Eliminating inductive noise of external chip interconnections
-
Feb.
-
A. J. Rainal, "Eliminating inductive noise of external chip interconnections," IEEE J. Solid-State Circuits, vol. 29, pp. 126-129, Feb. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 126-129
-
-
Rainal, A.J.1
-
2
-
-
4043129854
-
Correcting power-supply problems
-
Oct. 10
-
J. Williams, "Correcting power-supply problems," EDN, pp. 181-190, Oct. 10, 1991.
-
(1991)
EDN
, pp. 181-190
-
-
Williams, J.1
-
3
-
-
0029244952
-
Measurement of digital noise in mixed-signal integrated circuits
-
Feb.
-
K. Makie-Fukuda, T. Kikuchi, T. Matsuura, and M. Hotta, "Measurement of digital noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 30, pp. 87-92, Feb. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 87-92
-
-
Makie-Fukuda, K.1
Kikuchi, T.2
Matsuura, T.3
Hotta, M.4
-
4
-
-
4043158015
-
Groundbounce in CMOS
-
Apr.
-
W. Groeneveld, "Groundbounce in CMOS," in Proc. AACD, Apr. 1993.
-
(1993)
Proc. AACD
-
-
Groeneveld, W.1
-
5
-
-
4043108694
-
Maintain signal integrity at high digital speeds
-
May 14
-
Y.-I. S. Shin, "Maintain signal integrity at high digital speeds," Electron. Design, pp. 77-90, May 14, 1992.
-
(1992)
Electron. Design
, pp. 77-90
-
-
Shin, Y.-I.S.1
-
7
-
-
0029217152
-
On-chip cross talk - The new signal integrity challenge
-
L. Gal, "On-chip cross talk - The new signal integrity challenge," in Proc. CICC, 1995, pp. 251-254.
-
(1995)
Proc. CICC
, pp. 251-254
-
-
Gal, L.1
-
8
-
-
0027576336
-
Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits
-
Apr.
-
D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 28, pp. 420-428, Apr. 1993.
-
(1993)
IEEE J. Solid-State Circuits
, vol.28
, pp. 420-428
-
-
Su, D.K.1
Loinaz, M.J.2
Masui, S.3
Wooley, B.A.4
-
9
-
-
0030110592
-
Modeling and analysis of substrate coupling in integrated circuits
-
Mar.
-
R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. Solid-State Circuits, vol. 31, pp. 344-353 Mar. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 344-353
-
-
Gharpurey, R.1
Meyer, R.G.2
-
11
-
-
0016070156
-
Design of planar rectangular microelectronic inductors
-
June
-
H. M. Greenhouse, "Design of planar rectangular microelectronic inductors," IEEE Trans. Parts, Hybrids, Packag., vol. PHP-10, pp. 101-109, June 1974.
-
(1974)
IEEE Trans. Parts, Hybrids, Packag.
, vol.PHP-10
, pp. 101-109
-
-
Greenhouse, H.M.1
-
12
-
-
0029713048
-
An analytical model of planar inductors on lowly doped silicon substrates for high frequency analog design up to 3 GHz
-
June
-
J. Crols, P. Kinget, J. Craninckx, and M. Steyaert, "An analytical model of planar inductors on lowly doped silicon substrates for high frequency analog design up to 3 GHz," presented at Symp. VLSI Circuits, June 1996.
-
(1996)
Symp. VLSI Circuits
-
-
Crols, J.1
Kinget, P.2
Craninckx, J.3
Steyaert, M.4
-
13
-
-
0029516517
-
A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler
-
Dec.
-
J. Craninckx and M. S. J. Steyaert, "A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler," IEEE J. Solid-State Circuits, vol. 30, pp. 1474-1482, Dec. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 1474-1482
-
-
Craninckx, J.1
Steyaert, M.S.J.2
|