Clock distribution techniques for low-EMI design

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4644 LNCS, Issue , 2007, Pages 201-210

  Pandini, Davide ^a   Repetto, Guido A ^a   Sinisi, Vincenzo ^a  

^a STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOBILE ELECTRONIC EQUIPMENT; CLOCK DISTRIBUTION NETWORKS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CLOCKS; ELECTROMAGNETIC PULSE;

CLOCK DISTRIBUTION; CLOCK DISTRIBUTION TECHNIQUES; CLOCK TREE SYNTHESIS; CONDUCTED EMISSIONS; ELECTRONIC SYSTEMS; GOVERNMENTAL REGULATIONS; INTERNATIONAL STANDARDS; OPERATING FREQUENCY;

ELECTROMAGNETIC COMPATIBILITY;

EID: 37849022161     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-74442-9_20     Document Type: Conference Paper

References (18)

1. Ott, H.W.: Noise Reduction Techniques in Electronic Systems. J. Wiley and Sons (1988)
2. Hardin, K.B., Fessier, J.T., Bush, D.R.: Spread Spectrum Clock Generation for the Reduction of Radiated Emissions. In: Proc. Intl. Symp. on Electromagnetic Compatibility, February 1994, pp. 227-231 (1994)
3. Kim, J., Kam, D.G., Jun, P.J., Kim, J.: Spread Spectrum Clock Generator with Delay Cell Array to Reduce Electromagnetic Interference. IEEE Trans. on Electromagnetic Compatibility 47, 908-920 (2005)
4. Osterman, T., Deutschman, B., Bacher, C.: Influence of the Power Supply on the Radiated Electromagnetic Emission of Integrated Circuits. Microelectronics Journal 35, 525530 (2004)
5. Chen, H.H., Ling, D.D.: Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design. In: Proc. Design Automation Conf., June 1997, pp. 638-647 (1997)
6. Larsson, P.: Resonance and Damping in CMOS Circuits with On-Chip Decoupling Capacitance. IEEE Trans. on CAS-145, 849-858 (1998)
7. Bobba, S., Thorp, T., Aingaran, K., Liu, D.: IC Power Distribution Challenges. In: Proc. Intl. Conf. on Computer-Aided Design, November 2001, pp. 643-650 (2001)
8. Cha, H.-R., Kwon, O.-K.: An Analytical Model of Simultaneous Switching Noise in CMOS Systems. IEEE Trans. on Advanced Packaging 23, 62-68 (2000)
9. Tang, K.T., Friedman, E.G.: Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks. IEEE Trans. on VLSI Systems 10, 487-493 (2002)
10. Kim, J., Kim, H., Ryu, W., Kim, J., Yun, Y.-h., Kim, S.-h., Ham, S.-h., An, H.-k., Lee, Y.-h.: Effects of On-chip and Off-chip Decoupling Capacitors on Electromagnetic Radiated Emission. In: Proc. Electronic Components and Technology Conf., May 1998, pp. 610-614 (1998)
11. Pandini, D., Repetto, G.A.: Spectral Analysis of the On-chip Waveforms to Generate Guidelines for EMC-aware Design. In: Vounckx, J., Azemard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol. 4148, pp. 532-542. Springer, Heidelberg (2006)
12. Paul, CR.: Introduction to Electromagnetic Compatibility. J. Wiley and Sons, New York, NY (1992)
13. Press, W.H., Teukolsky, S.A., Vetterling, W.T., Flannery, B.P.: Numerical Recipes in C. Cambridge Univ. Press, Cambridge U.K. (1992)
14. FCC, FCC Methods of Measurements of Radio Noise Emissions from Computing Devices. FCC/OST MP-4 (July 1987)
15. EN 55022:1995 (CISPR 22:1993), Limits and Methods of Measurement of Radio Disturbance Characteristics of Information Technology Equipment
16. Benini, L., Vuillod, P., Bogliolo, A., De Micheli, C.: Clock Skew Optimization for Peak Current Reduction. Journal of VLSI Signal Processing 16, 117-130 (1997)
17. Blunno, I., Gregoretti, F., Passerone, C., Peretto, D., Reyneri, L.M.: Designing Low Electro Emissions Circuits through Clock Skew Optimization. In: Proc. ICECS, September 2002, pp. 417-420 (2002)
18. Hockanson, D.M., Slone, R.D.: Reducing Radiated Emissions from CPUs through Core Power Interconnect Design. In: Proc. Intl. Symp. on EMC, August 2005, pp. 927-932 (2005)