A power delivery and decoupling network minimizing ohmic loss and supply voltage variation in silicon nanoscale technologies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 12, 2006, Pages 1336-1346

  Budnik, Mark M ^a,b   Roy, Kaushik ^a,c  

^a IEEE   (United States)

^b VALPARAISO UNIVERSITY   (United States)

^c PURDUE UNIVERSITY   (United States)

Author keywords

Capacitor switching; dc dc power conversion; Power supplies; Voltage control

Indexed keywords

CAPACITOR SWITCHING; DC-DC POWER CONVERSION; OHMIC LOSS; POWER SUPPLIES;

CAPACITANCE; INTEGRATED CIRCUITS; NANOTECHNOLOGY; OHMIC CONTACTS; POWER SUPPLY CIRCUITS; SILICON COMPOUNDS; VOLTAGE CONTROL;

ELECTRIC NETWORK ANALYSIS;

EID: 33846638697     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.887810     Document Type: Article

References (41)

1. R. Mahajan, R. Nair, V. Wakharkar, J. Swan, J. Tang, and G. Vandentop, "Emerging directions for packaging technologies," Intel Tech. J., vol. 6, no. 2, pp. 62-75, 2002.
2. J. H. Stathis, "Reliability limits for the gate insulator in CMOS technology," IBM J. Res. Dev., pp. 265-286, Mar./May 2002.
3. P. Heydari and M. Pedram, "Ground bounce in digital VLSI circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 2, pp. 180-193, Apr. 2003.
4. M. Badaroglu et al., "Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1119-1130, Jul. 2004.
5. T. Rahal-Arabi, G. Ji, M. Ma, A. Muhtaroglu, and G. Taylor, "Development and validation of an electromagnetic distributed power grid model for the 90-nm Pentium-4 processor," in Symp. VLSI Circuits Digest Techn. Papers, 2004, pp. 110-113.
6. M. Shao, Y. Gao, L.-P. Yuan, and M. D. F. Wong, "IR drop and ground bounce awareness timing model," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2005, pp. 226-231.
7. "Voltage regulator module (VRM) and enterprise voltage regulator-down (EVRD) 10.1," Intel Corp., (2005). [Online]. Available: www.intel.com
8. "Mini crown edge high current power connectors for 1 U/2 U pluggable VRMs," Tyco Electronics, 2006 [Online]. Available: www.elconproducts.com
9. "Model HM73 series shielded low profile surface mount inductors," BI Technologies, (2003). [Online]. Available: www.bitechnologies.com
10. "Power choke coil, series PCC-D126 H (NX3)," Panasonic, (2003). [Online]. Available: www.panasonic.com
11. "High current 2 LP low profile power inductors," Coiltronics, 2004 [Online]. Available: www.coiltronics.com
12. "IRF7822 HEXFET power MOSFET for dc-dc converters," International Rectifier, (2001). [Online]. Available: www.irf.com
13. "IRF7811 W HEXFET power MOSFET for dc-dc converters," International Rectifier, (2001). [Online]. Available: www.irf.com
14. "Voltage regulator-down (VRD) 10.1 design guide for desktop LGA775 socket," Intel Corporation, (2005). [Online]. Available: www.intel.com
15. "MAX8524/MAX8525 2- to 8-phase VRM 10/9.1 PWM controllers with precise current sharing and fast voltage positioning," Maxim Integrated Products, (2004). [Online]. Available: www.maxim-ic.com
16. P. Gelsinger, "Discontinuities driven by a billion connected machines," IEEE Des. Test Comput., vol. 17, no. 1, pp. 7-15, Jan./Mar. 2000.
17. B. Pohlman, "Overcoming the barriers to 10 GHz processors," Microprocessor Forum Keynote, Oct. 2001.
18. Y. L. Li et al., "Enhancing power distribution system through 3D integrated models, optimized designs, and switching VRM model," in Proc. 2000 Electron. Components Technol. Conf., pp. 272-277.
19. P. Wong, F. Lee, X. Zhou, and J. Chen, "VRM transient study and output filter design for future processors," in Proc. 24th Annu. Conf. IEEE, 1998, pp. 410-415.
20. P. Larsson, "Power supply noise in future IC' s: A crystal ball reading," in Proc. IEEE Custom Integr. Circuits, 1999, pp. 467-474.
21. A. V. Mezhiba and E. G. Friedman, "Scaling trends of on-chip power distribution noise," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 4, pp. 386-394, Apr., 2004.
22. H. Braunisch, S. N. Towle, R. D. Emery, C. Hu, and G. J. Vandentop, "Electrical performance of bumpless build-up layer packaging," in Proc. Electron. Components Technol. Conf., 2002, pp. 353-358.
23. "SpiCap 3.0," AVX Corporation, (2003). [Online]. Available: www.avx.com
24. P. Hazucha et al., "A 233-MHz 80%-87% efficient four-phase dc-dc converter utilizing air-core inductors on package," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 838-845, Apr. 2005.
25. J. Luo, X. Gao, and I. Batarseh, "Active compensator to improve transient response delay for future generation of microprocessor," in Proc. IEEE Int. Caracas Conf. Devices, Circuits, Syst., 2002, pp. 1-5.
26. J. Galvagni, "Low inductance capacitors for digital circuits," [Online]. Available: www.avx.com
27. "Surface mount capacitors," Kemet Corporation, Greenville, SC, 2006 [Online]. Available: www.kemet.com
28. "SMT capacitor comparison: Polymer aluminum chips, ceramic chips (X7R, X5R, Z5U, Y5V) and tantalum chips," Kemet Corporation, Greenville, SC, (1999) [Online]. Available: www.kemet.com
29. H. H. Chen, J. S. Neely, M. F. Wang, and G. Co, "On-chip decoupling capacitor optimization for noise and leakage reduction," in Proc. 16th Symp. Integr. Circuits Syst. Des. (SBCCI'03), 2003, pp. 251-255.
30. K. C. Chiang, A. China, C. H. Lai, W. J. Chen, C. F. Cheng, B. F. Hung, and C. C. Liao, "Very high □ and high density TiTao MIM capacitors for analog and RF applications," in Symp. VLSI Technol. Digest Techn. Papers, 2005, pp. 62-63.
31. "Update overall roadmap technology characteristics," ITRS, (2004), [Online]. Available: www.itrs.net
32. M. K. Gowan, L. L. Biro, and D. B. Jackson, "Power considerations in the design of the alpha 21264 microprocessor," in Proc. Des. Autom. Conf., 1998, pp. 726-731.
33. H. H. Chen, J. S. Neely, M. F. Wang, and G. Co, "On-chip decoupling capacitor optimization for noise and leakage reduction," in Proc. Symp. Integr. Circuits Syst. Des., 2003, pp. 8-11.
34. "Application note: 737, choosing the right power-supply IC for your application," Maxim Integrated Products, (2001) [Online]. Available: www.maxim-ic.com
35. P. Hazucha, T. Karnik, B. Bloechel, C. Parsons, D. Finan, and S. Borkar, "An area-efficient, integrated, linear regulator with ultra-fast load regulation," in Symp. VLSI Circuits Dig.t Tech. Papers, 2004, pp. 218-221.
36. J. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SC-11, no. 3, pp. 374-378, Jun. 1976.
37. "Doubler/inverter charge pumps divide by two," Maxim Integrated Products, (2003). [Online]. Available: www.maxim-ic.com
38. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive mosfet and interconnect modeling for early circuit design," in Proc. Custom Integr. Circuits Conf., 2000, pp. 201-204.
39. "CMOS8RF (CMRF8SF) Design Manual," Microelectron. Div., IBM, Essex Junction, VA, 2005.
40. "TSMC mixed-signal/RF technology," TSMC, (2006) [Online]. Available: www.tsmc.com
41. "IBM semiconductor solutions," IBM, (2006) [Online]. Available: www-03.ibm.com