EMInoise analysis under ASIC design environment

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 11, 2000, Pages 13371346-

  Hayashi, Sachio ^a   Yamada, Masaaki ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

ASIC; Eminoise; LSI; Simulation

Indexed keywords

EID: 33747492723     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (6)

1. D. Duehren, W. Hobbs, A. Muranyl, and R. Rosenbaum, "I/Obuffer modeling spec simplifies simulation for highspeed systems," EDN, pp. 6568, Mar. 16, 1995.
2. H.H. Chen and D. D. Ling, "Power supply noise analysis methodology for deepsubmicron VLSI chip design," in Proc. 34th Design Automation Conf.. June 1997, pp. 638644.
3. H.H. Chen and J. S. Neely, "Interconnect and circuit modeling techniques for fullchip power supply noise analysis," IEEE Trans. Comp., Packag., Manufact., Technol, vol. 21, pp. 209215, Aug. 1998.
4. A. Dharchoudhury, R. Panda, D. Blaauw, R. Vaidyanathan, B. Tutuianu, and D. Bearden, "Design and analysis of power distribution networks in PowerPC microprocessors," in Proc. 35th Design Automation Conf., June 1998, pp. 738743.
5. G. Steele, D. Overhauser, S. Rochel, S. Zakir, and S.Z. Hussain, "Fullchip verification methods for DSM power distribution systems," in Proc. 35th Design Automation Conf.. June 1998, pp. 744749.
6. C.X. Huang, B. Zhang, A. Deng, and B. Swirski, "The design and implementation of PowerMill," in Proc. IEEE Int. Symp. Low Power Design, Apr. 1995, pp. 105109.