A 60-GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE802.15.3c

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 12, 2011, Pages 2988-3004

  Okada, Kenichi ^a   Li, Ning ^a   Matsushita, Kota ^a   Bunsen, Keigo ^a   Murakami, Rui ^a   Musa, Ahmed ^a   Sato, Takahiro ^a   Asada, Hiroki ^a   Takayama, Naoki ^a   Ito, Shogo ^a   Chaivipas, Win ^a   Minami, Ryo ^a   Yamaguchi, Tatsuya ^a   Takeuchi, Yasuaki ^a   Yamagishi, Hiroyuki ^b   Noda, Makoto ^b   Matsuzawa, Akira ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

^b SONY CORPORATION   (Japan)

Author keywords

16QAM; 60 GHz; CMOS; direct conversion; IEEE802.15.3c; injection locked oscillator; millimeter wave; transceiver

Indexed keywords

16QAM; 60 GHZ; CMOS; DIRECT CONVERSION; IEEE802.15.3C; INJECTION LOCKED OSCILLATOR;

BANDPASS FILTERS; CMOS INTEGRATED CIRCUITS; COMMUNICATION; DIRECT INJECTION; FREQUENCY SYNTHESIZERS; MILLIMETER WAVES; OSCILLISTORS; PHASE NOISE; QUADRATURE AMPLITUDE MODULATION; QUADRATURE PHASE SHIFT KEYING; SOLID STATE OSCILLATORS; TRANSCEIVERS; TRANSMITTERS; WIRELESS TELECOMMUNICATION SYSTEMS;

BIT ERROR RATE;

EID: 82155162439     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2166184     Document Type: Conference Paper

References (39)

1. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Design of CMOS for 60-GHz applications," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 440-441.
2. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter- wave CMOS design," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 144-155, Jan. 2005.
3. IEEE Std., 802.15.3c-2009, Oct. 2009 [Online]. Available: http://standards. ieee.org/getieee802/download/802.15.3c-2009.pdf
4. S. Emami, C. H. Doan, and A. M. Niknejad, "A highly integrated 60 GHz CMOS front-end receiver," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 190-191.
5. M. Tanomura, Y. Hamada, S. Kishimoto, M. Ito, N. Orihashi, K. Maruhashi, and H. Shimawaki, "TX and RX front-ends for 60 GHz band in 90 nm standard bulk CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 558-559.
6. S. Pinel, S. Sarkar, P. Sen, B. Perumana, D. Yeh, D. Dawn, and J. Laskar, "A 90 nm CMOS 60 GHz radio," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 130-131.
7. B. Razavi, "A 60 GHz direct-conversion CMOS receiver," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 400-401.
8. J. Borremans, K. Raczkowski, and P.Wambacq, "A digitally controlled compact 57-to-66 GHz front-end in 45 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 492-493.
9. C. Marcu, D. Chowdhury, C. Thakkar, L.-K. Kong, M. Tabesh, J.-D. Park, Y. Wang, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, A. M. Niknejad, and E. Alon, "A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 314-315.
10. A. Tomkins, R. A. Aroca, T. Yamamoto, S. T. Nicolson, Y. Doi, and S. P. Voinigescu, "A zero-IF 60 GHz 65 nm CMOS transceiver with direct BPSK modulation demonstrating up to 6 Gb/s data rates over a 2 m wireless link," IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2085-2099, Aug. 2009.
11. K. Okada, K. Matsushita, K. Bunsen, R. Murakami, A. Musa, T. Sato, H. Asada, N. Takayama, N. Li, S. Ito, W. Chaivipas, R. Minami, and A. Matsuzawa, "A 60 GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE802.15.3c," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 160-161.
12. S. Emami, R. F. Wiser, E. Ali, M. G. Forbes, M. Q. Gordon, X. Guan, S. Lo, P. T. McElwee, J. Parker, J. R. Tani, J. M. Gilbert, and C. H. Doan, "A 60 GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 164-165.
13. A. Siligaris, O. Richard, B. M. C. Mounet, F. Chaix, R. Ferragut, C. Dehos, J. Lanteri, L. Dussopt, S. D. Yamamoto, R. Pilard, P. Busson, A. Cathelin, D. Belot, and P. Vincent, "A 65 nm CMOS fully integrated transceiver module for 60 GHz wireless HD applications," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 162-163.
14. K. Scheir, G. Vandersteen, Y. Rolain, and P. Wambacq, "A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 494-495.
15. A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa, "A 58-63.6 GHz quadrature PLL frequency synthesizer in 65 nm CMOS," in Proc. IEEE A-SSCC, 2010, pp. 189-192.
16. W. Chan and J. Long, "A 56-65 GHz injection-locked frequency tripler with quadrature outputs in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2739-2746, Dec. 2008.
17. C.-S. Choi, Y. Shoji, H. Harada, R. Funada, S. Kato, K. Maruhashi, I. Toyoda, and K. Takahashi, "RF impairment models for 60 GHz-band SYS/PHY simulation," IEEE P802.15-06-0477-01-003c, Nov. 2006.
18. K. Kondou and M. Noda, "A new parallel algorithm for full-digital phase-locked loop for high-throughput carrier and timing recovery systems," in Proc. IEEE ICECS, 2010, pp. 1163-1166.
19. H. Yamagishi and M. Noda, "High throughput hardware architecture for (1440, 1344) low-density parity-check code utilizing quasi-cyclic structure," in Proc. IEEE Turbo Coding, 2008, pp. 78-83.
20. A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa, "A 58-63.6 GHz quadrature PLL frequency synthesizer using dual-injection technique," in Proc. ASP-DAC, 2011, pp. 101-102.
21. E. A. M. Klumperink, S. L. J. Gierkink, A. P. van derWel, and B. Nauta, "Reducing MOSFET 1/f noise and power consumption by switched biasing," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 994-1001, Jul. 2000.
22. L. Fanori, A. Liscidini, and R. Castello, "3.3 GHz DCO with a frequency resolution of 150 Hz for all-digital PLL," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 48-49.
23. C. Marcu, D. Chowdhury, C. Thakkar, J.-D. Park, L.-K. Kong, M. Tabesh, Y. Wang, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, E. Alon, and A. M. Niknejad, "A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry," IEEE J. Solid- State Circuits, vol. 44, no. 12, pp. 3434-3447, Dec. 2009.
24. T. Suzuki, Y. Kawano, M. Sato, T. Hirose, and K. Joshin, "60 and 77 GHz power amplifiers in standard 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 562-563.
25. Y. Natsukari and M. Fujishima, "36 mW 63 GHz CMOS differential low-noise amplifier with 14 GHz bandwidth," in Symp. VLSI Circuits Dig. Tech. Papers, 2009, pp. 252-253.
26. T. Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M.-T. Yang, P. Schvan, and S. P. Voinigescu, "Algorithmic design of CMOS LNAs and PAs for 60-GHz radio," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1044-1057, May 2007.
27. N. Li, K. Bunsen, N. Takayama, Q. Bu, T. Suzuki, M. Sato, T. Hirose, K. Okada, and A. Matsuzawa, "A 24 dB gain 51-68 GHz CMOS low noise amplifier using asymmetric-layout transistors," in Proc. ESSCIRC, 2010, pp. 342-345.
28. B. Martineau, V. Knopik, A. Siligaris, F. Gianesello, and D. Belot, "A 53-to-68 GHz 18 dBm power amplifier with an 8-way combiner in standard 65 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 428-429.
29. A. Siligaris, Y. Hamada, C. Mounet, C. Raynaud, B. Martineau, N. Deparis, N. Rolland, M. Fukaishi, and P. Vincent, "A 60 GHz power amplifier with 14.5 dBm saturation power and 25% peak PAE in CMOS 65 nm SOI," IEEE J. Solid-State Circuits, vol. 45, no. 7, pp. 1286-1294, Jul. 2010.
30. Y. Manzawa, Y. Goto, and M. Fujishima, "Bond-based design for millimeter- wave CMOS circuits optimization," presented at the Asia-Pacific Microwave Conf., Singapore, Dec. 2009.
31. N. Li, K. Matsushita, N. Takayama, S. Ito, K. Okada, and A. Matsuzawa, "Evaluation of a multi-line de-embedding technique up to 110 GHz for millimeter-wave CMOS circuit design," IEICE Trans. Fund., vol. E93-A, no. 2, pp. 431-439, Feb. 2010.
32. J. Song, F. Ling, G. Flynn, W. Blood, and E. Demircan, "A de-embedding technique for interconnects," in Proc. Electrical Performance of Electronic Packaging, 2001, pp. 129-132.
33. R. Suga, H. Nakano, Y. Hirachi, J. Hirokawa, and M. Ando, "Costeffective 60-GHz antenna package with end-fire radiation for wireless file-transfer system," IEEE Trans. Microw. Theory Tech., vol. 58, no. 12, pp. 3989-3995, Dec. 2010.
34. K.-H. Tsai, J.-H. Wu, and S.-I. Liu, "A digitally calibrated 64.3-66.2 GHz phase-locked loop," in IEEE RFIC Symp. Dig. Papers, 2008, pp. 307-310.
35. C. Lee and S. L. Liu, "A 58-to-60.4 GHz frequency synthesizer in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 196-197.
36. U. Decanis, A. Ghilioni, E. Monaco, A. Mazzanti, and F. Svelto, "A mm-wave quadrature VCO based on magnetically coupled resonators," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 280-281.
37. J. Lee, Y. Huang, Y. Chen, L. H. , and C. Chang, "A low-power fully integrated 60 GHz transceiver system with OOK modulation and on-board antenna assembly," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 316-317.
38. H. Wang, M. Hung, Y. Yeh, and J. Lee, "A 60-GHz FSK transceiver with automatically-calibrated demodulator in 90-nm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 95-96.
39. A. Oncu, S. Ohashi, K. Takano, T. Takada, J. Shimizu, and M. Fujishima, "1 Gbps/ch 60 GHz CMOS multichannel millimeter-wave repeater," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 93-94.