A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 12, 2009, Pages 3434-3447

  Marcu, Cristian ^a   Chowdhury, Debopriyo ^a   Thakkar, Chintan ^a   Park, Jung Dong ^a   Kong, Ling Kai ^a   Tabesh, Maryam ^a   Wang, Yanjie ^b   Afshar, Bagher ^a   Gupta, Abhinav ^a,c   Arbabian, Amin ^a   Gambini, Simone ^a   Zamani, Reza ^a   Alon, Elad ^a   Niknejad, Ali M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

^c MICROSOFT   (United States)

Author keywords

60 GHz; CMOS; Decision feedback equalizer; Direct conversion transceiver; Low noise amplifier (LNA); Millimeter wave integrated circuits; Mixer; Phase locked loop (PLL); Power amplifier; Voltage controlled oscillator (VCO)

Indexed keywords

DIRECT-CONVERSION TRANSCEIVER; DIRECT-CONVERSION TRANSCEIVERS; LOW NOISE AMPLIFIER MILLIMETER WAVES; MILLIMETER-WAVE INTEGRATED CIRCUITS; VOLTAGE CONTROLLED OSCILLATOR;

AUDIO FREQUENCY AMPLIFIERS; DATA COMMUNICATION SYSTEMS; ELECTRIC CONVERTERS; EQUALIZERS; INTEGRATED CIRCUITS; LOW NOISE AMPLIFIERS; MILLIMETER WAVE DEVICES; MILLIMETER WAVES; MIXER CIRCUITS; MIXERS (MACHINERY); MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; PHASE LOCKED LOOPS; POWER AMPLIFIERS; SPURIOUS SIGNAL NOISE; TRANSCEIVERS; VARIABLE FREQUENCY OSCILLATORS;

CMOS INTEGRATED CIRCUITS;

EID: 72949089983     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2032584     Document Type: Conference Paper

References (24)

1. B. Floyd, S. Reynolds, U. Pfeiffer, T. Beukema, J. Grzyb, and C. Haymes, "A silicon 60 GHz receiver and transmitter chipset for broadband communications," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 184-185.
2. C.-H. Wang, H.-Y. Chang, P.-S. Wu, K.-Y. Lin, T.-W. Huang, H. Wang, and C. H. Chen, "A 60 GHz low-power six-port transceiver for gigabit software-defined transceiver applications," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 192-193.
3. E. Laskin, M. Khanpour, R. Aroca, K. W. Tang, P. Garcia, and S. P. Voinigescu, "A 95 GHz receiver with fundamental-frequency VCO and static frequency divider in 65 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 180-181.
4. T. Mitomo, R. Fujimoto, N. Ono, R. Tachibana, H. Hoshino, Y. Yoshihara, Y. Tsutsumi, and I. Seto, "A 60-GHz CMOS receiver front-end with frequency synthesizer," IEEE J. Solid-State Circuits, vol.43, no.4, pp. 1030-1037, Apr. 2008.
5. M. Tanomura, Y. Hamada, S. Kishimoto, M. Ito, N. Orihashi, K. Maruhashi, and H. Shimawaki, "TX and RX front-ends for 60 GHz band in 90 nm standard bulk CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 558-559.
6. A. Tomkins, A. R. Aroca, T. Yamamoto, S. T. Nicolson, Y. Doi, and S. P. Voinigescu, "A zero-IF 60 GHz transceiver in 65 nm CMOS with >3.5 Gb/s links," in Proc. IEEE CICC, 2008, pp. 471-474.
7. S. Pinel et al., "A 90 nm CMOS 60 GHz radio," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 130-131.
8. D. Chowdhury, P. Reyanert, and A. M. Niknejad, "A 60 GHz 1-Volt +12.3 dBm transformer-coupled wideband PA in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 590-591.
9. Electrostatic Discharge (ESD) Sensitivity Testing-Machine Model (MM), International Standard, JEDEC EIA/JESD22-A115-A, 1997.
10. B. Afshar, Y. Wang, and A. M. Niknejad, "A robust 24 mW 60 GHz receiver in 90 nm standard CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 182-183.
11. J. Borremans, S. Thijs, P. Wambacq, Y. Rolain, D. Linten, and M. Kuijk, "A fully integrated 7.3 KV HBM ESD-protected transformerbased 4.5-6 GHz CMOS LNA," IEEE J. Solid-State Circuits, vol.44, no.2, pp. 344-352, Feb. 2009.
12. J.-D. Park and A. M. Niknejad, "Ladder shaped network for ESD protection of millimeter-wave CMOS ICs," Electron. Lett., vol.45, pp. 795-797, Jul. 2009.
13. Electrostatic Discharge (ESD) Sensitivity Testing-Human Body Model (HBM), International Standard, JEDEC EIA/JESD22-A114-B, 2000.
14. T. Hirota, A. Minakawa, and M. Muraguchi, "Reduced-size branchline and rat-race hybrids for uniplanar MMIC's," IEEE Microw. Theory Tech., vol.38, no.3, pp. 270-275, Mar. 1990.
15. J. C. Rautio, "Techniques for correcting scattering parameter data of an imperfectly terminated multiport when measured with a two-port network analyzer," IEEE Microw. Theory Tech., vol.MTT-31, no.5, pp. 407-412, May 1983.
16. D. M. Pozar, Microwave Engineering, 3rd ed. New York: Wiley, 2005.
17. A. Amirkhany, A. Abbasfar, J. Savoj, M. Jeeradit, B. Garlepp, V. Stojanovic, and M. Horowitz, "A 24 Gb/s software programmable multichannel transmitter," in Symp. VLSI Circuits Dig. Tech. Papers, 2007, pp. 38-39.
18. J. Savoj, A. Abbasfar, A. Amirkhani, M. Jeeradit, and B. W. Garlepp, "A 12-GS/s phase-calibrated CMOS digital-to-analog converter," in Symp. VLSI Circuits Dig. Tech. Papers, 2007, pp. 68-69.
19. P. Schvan, J. Bach, C. Fait, P. Flemke, R. Gibbins, Y. Greshishchev, N. Ben-Hamida, D. Pollex, J. Sitch, S.-C. Wang, and J. Wolczanski, "A 24 GS/s 6b ADC in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 544-634.
20. H. Wang and A. Hajimiri, "A wideband CMOS linear digital phase rotator," in Proc. IEEE CICC, 2007, pp. 671-674.
21. B. S. Leibowitz et al., "A 7.5 Gb/s 10-tap DFE receiver with first tap partial response, spectrally gated adaptation, and 2nd-order data-filtered CDR," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 228-599.
22. K. K. Parhi, "High-Speed architectures for algorithms with quantizer loops," in Proc. IEEE Int. Symp. Circuits and Systems, May 1990, vol.3, pp. 2357-2360.
23. J. Kim, J.-K. Kim, B.-J. Lee, N. Kim, D.-K. Jeong, and W. Kim, "A 20-GHz phase-locked loop for 40 Gb/s serializing transmitter in 0.13 μm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 144-147.
24. J. L. Zerbe, P. S. Chau, C. W. Werner, T. P. Thrush, H. J. Liaw, B. W. Garlepp, and K. S. Donnelly, "1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus," IEEE J. Solid-State Circuits, vol.36, no.5, pp. 752-760, May 2001.