메뉴 건너뛰기




Volumn , Issue , 2008, Pages 307-310

A digitally calibrated 64.3-66.2GHz phase-locked loop

Author keywords

Clock generator; CMOS; Digital calibration; Frequency divider; Phase locked loop

Indexed keywords

DIGITAL INTEGRATED CIRCUITS; ELECTRONICS INDUSTRY; NETWORKS (CIRCUITS); PHASE LOCKED LOOPS; RADIO WAVES; SPURIOUS SIGNAL NOISE; TELECOMMUNICATION;

EID: 52149112062     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2008.4561442     Document Type: Conference Paper
Times cited : (18)

References (8)
  • 1
    • 0030673462 scopus 로고    scopus 로고
    • A DC to x-band frequency doubler using GaAs HBT MMIC
    • June
    • X. Zhang and Y.-H Yun, "A DC to x-band frequency doubler using GaAs HBT MMIC," IEEE MTT-S Digest, vol. 3, pp. 1213-1216, June 1997.
    • (1997) IEEE MTT-S Digest , vol.3 , pp. 1213-1216
    • Zhang, X.1    Yun, Y.-H.2
  • 3
    • 0034246929 scopus 로고    scopus 로고
    • Clockdeskew buffer using a SAR-controlled delay-locked loop
    • Aug
    • G. K. Dehng, J. M. Hsu, C. Y. Yang, and S. I. Liu, "Clockdeskew buffer using a SAR-controlled delay-locked loop," IEEE J. of Solid-State Circuits, vol. 35, pp. 1128-1136, Aug. 2000.
    • (2000) IEEE J. of Solid-State Circuits , vol.35 , pp. 1128-1136
    • Dehng, G.K.1    Hsu, J.M.2    Yang, C.Y.3    Liu, S.I.4
  • 4
    • 16544385409 scopus 로고    scopus 로고
    • A 40GHz frequency divider in 0.18-um CMOS technology
    • Apr
    • J. Lee and B. Razavi, "A 40GHz frequency divider in 0.18-um CMOS technology," IEEE J. of Solid-State Circuits, vol. 39, pp. 594-601, Apr. 2004.
    • (2004) IEEE J. of Solid-State Circuits , vol.39 , pp. 594-601
    • Lee, J.1    Razavi, B.2
  • 6
    • 34547533765 scopus 로고    scopus 로고
    • A 50-GHz phase-locked loop in 0.13-um CMOS
    • Aug
    • C., Cao, Y. Ding, and K. K. O, "A 50-GHz phase-locked loop in 0.13-um CMOS," IEEE J. of Solid-State Circuits, vol. 42, pp. 1649-1656, Aug. 2007.
    • (2007) IEEE J. of Solid-State Circuits , vol.42 , pp. 1649-1656
    • Cao, C.1    Ding, Y.2    O, K.K.3
  • 7
    • 34548853685 scopus 로고    scopus 로고
    • A 58-to-60.4GHz frequency synthesizer in 90nm CMOS
    • Feb
    • C. Lee and S. I. Liu, "A 58-to-60.4GHz frequency synthesizer in 90nm CMOS," ISSCC Dig. Tech. Papers, pp. 196-197, Feb. 2007.
    • (2007) ISSCC Dig. Tech. Papers , pp. 196-197
    • Lee, C.1    Liu, S.I.2
  • 8
    • 34548011654 scopus 로고    scopus 로고
    • A 75GHz phase locked loop in 90-nm CMOS technology
    • Feb
    • J. Lee, "A 75GHz phase locked loop in 90-nm CMOS technology," ISSCC Dig. Tech. Papers, pp. 432-433, Feb. 2007.
    • (2007) ISSCC Dig. Tech. Papers , pp. 432-433
    • Lee, J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.