|
Volumn , Issue , 2008, Pages 307-310
|
A digitally calibrated 64.3-66.2GHz phase-locked loop
|
Author keywords
Clock generator; CMOS; Digital calibration; Frequency divider; Phase locked loop
|
Indexed keywords
DIGITAL INTEGRATED CIRCUITS;
ELECTRONICS INDUSTRY;
NETWORKS (CIRCUITS);
PHASE LOCKED LOOPS;
RADIO WAVES;
SPURIOUS SIGNAL NOISE;
TELECOMMUNICATION;
CLOCK GENERATOR;
CMOS;
CMOS TECHNOLOGIES;
DIGITAL CALIBRATION;
DIGITAL CALIBRATIONS;
FREQUENCY DIVIDER;
OPERATION FREQUENCIES;
OUTPUT BUFFERS;
PHASE-LOCKED LOOP;
PHASE-NOISE;
RADIO FREQUENCY INTEGRATED CIRCUITS;
INTEGRATED CIRCUITS;
|
EID: 52149112062
PISSN: 15292517
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/RFIC.2008.4561442 Document Type: Conference Paper |
Times cited : (18)
|
References (8)
|