Preference-based multi-objective evolutionary algorithms for power-aware application mapping on NoC platforms

Expert Systems with Applications

Volumn 39, Issue 3, 2012, Pages 2771-2782

  Nedjah, Nadia ^a   Carvalho Da Silva, Marcus Vinícius ^a   De MacEdo Mourelle, Luiza ^a  

^a STATE UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

IP assignment; IP mapping; Multi objective design; Network on chip

Indexed keywords

APPLICATION MAPPING; COMBINATORIAL PROBLEM; COMMUNICATION INFRASTRUCTURE; DECISION MAKER'S PREFERENCES; EXECUTION TIME; INTELLECTUAL PROPERTY BLOCKS; IP ASSIGNMENT; IP MAPPING; MICRO-GA; MULTI OBJECTIVE; MULTI OBJECTIVE EVOLUTIONARY ALGORITHMS; MULTI-OBJECTIVE DESIGN; NETWORK ON CHIP; NSGA-II; OPTIMIZATION PROCESS; PHYSICAL MAPPING; PLATFORM-BASED DESIGN METHODOLOGY; POWER-AWARE; PREFERENCE-BASED; SILICON AREA; SYNTHESIS PROCESS; SYSTEM IMPLEMENTATION;

EMBEDDED SYSTEMS; MAPPING; MULTIOBJECTIVE OPTIMIZATION; SERVERS; VLSI CIRCUITS;

EVOLUTIONARY ALGORITHMS;

EID: 80255123860     PISSN: 09574174     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.eswa.2011.08.137     Document Type: Article

References (26)

1. M.V. Carvalho da Silva, N. Nedjah, and L.M. Mourelle Optimal IP assignment for efficient NoC-based system implementation using NSGA-II and MicroGA International Journal of Computational Intelligence Systems 2 2 2009 115 123
2. M.V. Carvalho da Silva, N. Nedjah, and L.M. Mourelle Power-aware multi-objective evolutionary optimisation for application mapping on network-on-chip platforms International Journal of Electronics 97 10 2010 1163 1179
3. C.A.C. Coello, and G. Toscano Pulido A micro-genetic algorithm for multiobjective optimization Lecture Notes on Computer Science 1993 2001 126 138
4. K. Deb A fast and elitist multiobjective genetic algorithm: NSGA-I IEEE Transactions on Evolutionary Computation 6 2002 182 197 (Pubitemid 34555372)
5. Dick, R. P. (2008). Embedded system synthesis benchmarks suite (E3S), 2008.
6. J. Duato, S. Yalamanchili, and L. Ni Interconnection networks: An engineering approach 2003 Morgan Kaufman San Francisco, CA
7. P. Ghosh, A. Sen, and A. Hall Energy efficient application mapping to NoC processing elements operating at multiple voltage levels Proceedings of the NoCs 2009 IEEE Press 80 85
8. J. Hu, and R. Marculescu Energy-aware mapping for tile-based NoC architectures under performance constraints Proceedings of the Conference on Asia South Pacific Design Automation 2003 ACM Press 233 239
9. ISO/IEC ISO/IEC 7498-1:1994. Information technology - Open Systems Interconnection - Basic Reference Model: The Basic Model 1994 ISO Geneva, Switzerland
10. R.Ku. Jena, and G.Ku. Sharma A multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis ITNG 2007 IEEE Computer Society 977 982 (Pubitemid 47298604)
11. M. Köksalan, and S. Phelps An evolutionary metaheuristic for approximating preference-nondominated solutions Informs Journal on Computing 19 2 2007 291 301
12. S. Kumar A network on chip architecture and design methodology Proceedings of the ISVLSI 2002 IEEE Press 117 124
13. T. Lei, and S. Kumar A two-step genetic algorithm for mapping task graphs to a network on chip architecture Proceedings of the DSD 2003 IEEE Press 180 189
14. C. Marcon Exploring NoC mapping strategies: An energy and timing aware technique Proceedings of the DAT 2005 IEEE Press 502 507
15. S. Murali, and G. De Micheli Bandwidth-constrained mapping of cores onto NoC architectures DATE 2004 IEEE Computer Society 896 903
16. S. Murali, and G. De Micheli SUNMAP: a tool for automatic topology selection and generation for nocs Proceedings of the 41st annual conference on design automation (DAC-04) 2004 ACM Press New York 914 919
17. N. Nedjah, M.V. Carvalho da Silva, and L.M. Mourelle Customized computer-aided application mapping on NoC infrastructure using multi-objective optimization Journal of Systems Architecture 57 1 2011 79 94
18. N. Nedjah, and L.M. Mourelle A comparison of two circuit representations for evolutionary digital circuit design Innovations in Applied Artificial Intelligence Book Series, Lecture Notes In Artificial Intelligence 3029 2004 594 604 (Pubitemid 38761264)
19. N. Nedjah, and L.M. Mourelle Hardware architecture for genetic algorithms Innovations in Applied Artificial Intelligence Book Series, Lecture Notes In Artificial Intelligence 3533 2005 554 556
20. N. Nedjah, and L.M. Mourelle An efficient problem-independent hardware implementation of genetic algorithms Neurocomputing 71 1-3 2007 88 94 (Pubitemid 350028659)
21. Ü. Ogras, J. Hu, and R. Marculescu Key research problems in NoC design: a holistic perspective Proceeding of the conference on hardware/software codesign and system synthesis 2005 ACM Press 69 74 (Pubitemid 41551287)
22. Sangiovanni-Vincentelli, A. (2002). Defining platform-based design.
23. N. Srinivas, and Kalyanmoy Deb Multiobjective optimization using nondominated sorting in genetic algorithms Evolutionary Computation 2 1994 221 248
24. F. Vahid, and T. Givargis Platform tuning for embedded systems design Computer 34 2 2001 112 114
25. P.C. Watts, K.R. Buley, S. Sanderson, W. Boardman, C. Ciofi, and R. Gibson Parthenogenesis in Komodo dragons Nature 444 7122 2006 1021 1022 (Pubitemid 46018511)
26. W. Zhou, Y. Zhang, and Z. Mao Pareto based multi-objective mapping IP cores onto NoC architectures APCCAS 2006 IEEE Press Los Alamitos, CA 331 334.