Optimal IP assignment for efficient NoC-based system implementation using NSGA-II and MicroGA

International Journal of Computational Intelligence Systems

Volumn 2, Issue 2, 2009, Pages 115-123

  da Silva, Marcos Vinícius Carvalho ^a   Nedjah, Nadia ^a   de Macedo Mourelle, Luiza ^a  

^a STATE UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

IP assignment; IP mapping; Multi objective optimization; Network on chip

Indexed keywords

COMMUNICATION INFRASTRUCTURE; ELECTRONIC SYSTEMS; EXECUTION TIME; IP ASSIGNMENT; IP MAPPING; MICRO-GA; MULTI OBJECTIVE EVOLUTIONARY ALGORITHMS; NETWORK-ON-CHIP; NSGA-II; POWER CONSUMPTION; SYSTEM IMPLEMENTATION;

ELECTRIC NETWORK TOPOLOGY; EVOLUTIONARY ALGORITHMS; MULTIOBJECTIVE OPTIMIZATION; SET THEORY;

INTERNET PROTOCOLS;

EID: 67650514024     PISSN: 18756891     EISSN: 18756883     Source Type: Journal    
DOI: 10.2991/ijcis.2009.2.2.2     Document Type: Article

References (15)

1. Carlos A. Coello Coello and Gregorio Toscano Pulido. A micro-genetic algorithm for multiobjective optimization. Lecture Notes in Computer Science, 1993:126-138, 2001.
2. The World Wide Web Consortium. World Wide Web Consortium (W3C): http://www.w3.org, 2008.
3. K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE-EC, 6:182-197, April 2002.
4. Robert P. Dick. Embedded System Synthesis Benchmarks Suite (E3S): http://ziyang.eecs.northwestern.edu/dickrp/e3s/.
5. Robert P. Dick, David L. Rhodes, and Wayne Wolf. TGFF: Task Graphs For Free. In Proceedings of the 6th International Workshop on Hardware/Software Co-design, pages 97-101, Seattle, Washington, USA, March 1998. IEEE Computer Society.
6. Edsger. W. Dijkstra. A note on two problems in connexion with graphs. Numerische Mathematik, 1:269- 271, 1959.
7. M. R. Garey and D. S. Johnson. Computers and intractability; a guide to the theory of NP-completeness. Freeman and Company, 1979.
8. Jingcao Hu and Radu Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In ASPDAC: Proceedings of the 2003 conference on Asia South Pacific design automation, pages 233-239, New York, NY, USA, 2003. ACM.
9. Rabindra Ku. Jena and Gopal Ku. Sharma. A multiobjective evolutionary algorithm based optimisation model for network-on-chip synthesis. In ITNG, pages 977-982. IEEE Computer Society, 2007.
10. Tang Lei and Shashi Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In DSD, pages 180-189. IEEE Computer Society, 2003.
11. Srinivasan Murali and Giovanni De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In DATE, pages 896-903. IEEE Computer Society, 2004.
12. Ümit Y. Ogras, Jingcao Hu, and Radu Marculescu. Key research problems in NoC design: a holistic perspective. In Petru Eles, Axel Jantsch, and Reinaldo A. Bergamaschi, editors, Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2005, Jersey City, NJ, USA, September 19-21, 2005, pages 69-74. ACM, 2005.
13. Vilfredo Pareto. Cours D'Economie Politique. F. Rouge, Lausanne, 1896.
14. N. Srinivas and Kalyanmoy Deb. Multiobjective function optimization using nondominated sorting in genetic algorithms. Evolutionary Computation, 2(3):221-248, 1995.
15. Wenbiao Zhou, Yan Zhang, and Zhigang Mao. Pareto based multi-objective mapping IP cores onto NoC architectures. In APCCAS, pages 331-334. IEEE, 2006.