An efficient problem-independent hardware implementation of genetic algorithms

Neurocomputing

Volumn 71, Issue 1-3, 2007, Pages 88-94

  Nedjah, Nadia ^a   de Macedo Mourelle, Luiza ^a  

^a STATE UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

Genetic algorithms; Hardware; Neural network

Indexed keywords

GENETIC ALGORITHMS; KNOWLEDGE BASED SYSTEMS; NEURAL NETWORKS; RANDOM PROCESSES;

FITNESS COMPUTATION; PROBLEM-SPECIFIC KNOWLEDGE;

COMPUTER HARDWARE;

ARCHITECTURE; ARTICLE; ARTIFICIAL NEURAL NETWORK; COMPUTER; COMPUTER SIMULATION; CONTROLLED STUDY; GENETIC ALGORITHM; INTERMETHOD COMPARISON; MATHEMATICAL COMPUTING; PRIORITY JOURNAL; RANDOMIZATION; STOCHASTIC MODEL;

EID: 35649025704     PISSN: 09252312     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.neucom.2006.11.032     Document Type: Article

References (14)

1. S.L. Bade, Hutchings, B.L., FPGA-Based Stochastic Neural Networks - Implementation, IEEE Workshop on FPGAs for Custom Computing Machines, Napa Ca, April 10-13, 1994, pp. 189-198.
2. I.M. Bland, G.M. Megson, Implementing a generic systolic array for genetic algorithms. in: Proceedings of the 1st On-Line Workshop on Soft Computing, 1996, pp. 268-273.
3. Brown B.D., and Card H.C. Stochastic neural computation I: computational elements. IEEE Trans. Comput. 50 9 (2001) 891-905
4. Diaconis P., and Efron B. Testing for independence in a two-way table: new interpretations of the chi-square statistic with discussion. Ann. Stat. 13 (1985) 845-913
5. B.R. Gaines, Stochastic Computing Systems, Advances in Information Systems Science, vol. 2, 1969, pp. 37-172.
6. J. Liu, A general purpose hardware implementation of genetic algorithms, M.Sc. Thesis, University of North Carolina, 1993.
7. MathWorks, 〈http://www.mathworks.com/〉, 2004.
8. G.M. Megson, I.M. Bland, Synthesis of a systolic array genetic algorithm, in: Proceedings of the 12th International Parallel Processing Symposium, 1998, pp. 316-320.
9. Michalewics Z., and Genetic Algorithms + Data Structures = Evolution Programs. second ed. (1994), Springer, Berlin
10. N. Nedjah, L.M. Mourelle, Reconfigurable hardware architecture for compact and efficient stochastic neuron, artificial neural nets problem solving methods, Lecture Notes in Computer Science, vol. 2687, 2003, pp. 17-24.
11. S.D. Scott, A. Samal, S. Seth, HGA: a hardware-based genetic algorithm, in: Proceedings of the ACM/SIGDA 3rd International Symposium in Field-Programmable Gate Array, 1995, pp. 53-59.
12. S.D. Scott, S. Seth, A. Samal, A hardware engine for genetic algorithms, Technical Report UNL-CSE-97-001, University of Nebraska-Lincoln, 1997.
13. B.H. Turton, T. Arslan, A parallel genetic VLSI architecture for combinatorial real-time applications-disc scheduling, in: Proceedings of the IEE/IEEE International Conference on Genetic Algorithms in Engineering Systems, 1994, pp.88-93.
14. Xilinx, 〈http://www.xilinx.com/〉, 2004.