A multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis

Proceedings - International Conference on Information Technology-New Generations, ITNG 2007

Volumn , Issue , 2007, Pages 977-982

  Jena, Rabindra Ku ^a   Sharma, Gopal Ku ^b  

^a INSTITUTE OF MANAGEMENT TECHNOLOGY   (India)

^b INDIAN INSTITUTE OF INFORMATION TECHNOLOGY AND MANAGEMENT   (India)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; CONFORMAL MAPPING; MICROPROCESSOR CHIPS; MULTIOBJECTIVE OPTIMIZATION; REUSABILITY;

BANDWIDTH REQUIREMENTS; RANDOMLY GENERATED BENCHMARKS;

EVOLUTIONARY ALGORITHMS;

EID: 34548137799     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITNG.2007.10     Document Type: Conference Paper

References (17)

1. A. D. Pimentel, S. Polstra, F. Terpstra, A. W. van Halderen, J. E. Coffland, and L. O. Hertzberger. Towards efficient design space exploration of heterogeneous embedded media systems. In E. Deprettere, J. Teich, and S. Vassiliadis, editors, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation, volume 2268 of LNCS, Springer-Verlag, 2002, pp.7-73.
2. C. A. Coello Coello, D. A. Van Veldhuizen, and G. B. Lamont. Evolu-tionary Algorithms for Solving Multi-Objective Problems. Kluwer Academic Publishers, New York, 2002.
3. C. J. Glass and L. M. Ni, "The Turn Model for Adaptive Routing," in Proc.19th Ann. Int'l Symp. Computer Architecture, May 1992, pp. 278-287.
4. E. Zitzler and L. Thiele. "Multi-objective evolutionary algorithms: A comparative case study and the strength pareto approach". IEEE Transactions on Evolutionary Computation, 4(3), Nov. 1999, pp. 257-271.
5. J. Hu and R. Marculescu. " Energy-aware mapping for tile-based NoC architectures under performance constraints". In Asia & South Pacific Design Automation Conference, Jan. 2003.
6. J. Hu and R. Marculescu "Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures," in Proc. DATE'03,2003, pp. 688-693.
7. K. Lahiri, A. Raghunathan, and S. Dey, "Efficient Exploration of the SoC Communication Architecture Design Space," in Proc. IEEE/ACM ICCAD'00, 2000, pp. 424-430.
8. Deb, K. Multi-Objective Optimization using Evolutionary Algorithms, John Wiley and Sons Ltd, pp. 245-253, 2002.
9. K. Srinivasan and Karam S. Chatha, "ISIS : A Genetic Algorithm based Technique for Custom On-Chip Interconnection Network Synthesis", Proceedings of the 18th International Conference on VLSI Design (VLSID'05),2005.
10. Luca Benini and Giovanni De Micheli, "Networks on Chips: A New SoC Paradigm". IEEE Computer, January 2002, pp. 70-78.
11. M. R. Garey and D. S. Johnson, intractability: a guide to the theory of NP-Completeness., Freeman and Company, 1979.
12. N. Banerjee, P. Vellanki, and K. S. Chatha, "A power and performance model for network-on-chip architectures.", In Design, Automation and Test in Europe, Feb. 16-20, 2004, pp. 1250-1255.
13. S. Kumar et al., "A Network on Chip Architecture and Design Methodology," in Proc. ISVLSI'02, April 2002, pp. 105-112.
14. S. Murali and G. D. Micheli. "Bandwidth-constrained mapping of cores onto NoC architectures.", In Design,Automation, and Test in Europe, IEEE Computer Society, Feb. 16-20 2004, pp. 896-901.
15. T. Lei and S. Kumar, "A two-step genetic algorithm for mapping task graphs to a network on chip architecture.", In Euro micro Symposium on Digital Systems Design, Sept. 1-6, 2003.
16. T. T. Ye, L. Benini, and G. D. Micheli, "Analysis of Power Consumption on Switch Fabrics in Network Routers," in Proc. DAC '02, June, 2002, pp.524-529.
17. William J. Dally and Brian Towles. Route Packet, Not Wires: On-Chip Interconnection Networks, In Proceedings of DAC, June 2002.