메뉴 건너뛰기




Volumn 88, Issue 7, 2011, Pages 1396-1407

From defects creation to circuit reliability - A bottom-up approach (invited)

Author keywords

Bias temperature stress; Border traps; Channel cold carriers; Design in Reliability; Device lifetime; Hot Carrier degradation; Interface traps generation; Multi vibrational excitation; Spice models; Trapped oxide charges; Ultra thin gate oxide

Indexed keywords

BIAS TEMPERATURE STRESS; BORDER TRAPS; COLD CARRIERS; DESIGN-IN RELIABILITY; DEVICE LIFETIME; HOT-CARRIER DEGRADATION; INTERFACE TRAPS GENERATION; MULTI-VIBRATIONAL EXCITATION; SPICE MODELS; TRAPPED OXIDE CHARGES; ULTRA-THIN;

EID: 79958046345     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2011.03.101     Document Type: Conference Paper
Times cited : (13)

References (56)
  • 50
    • 79958024064 scopus 로고
    • Kluwer Academic Publishers S.M.
    • Y. Leblebici, and S.M. Kang 1993 Kluwer Academic Publishers
    • (1993)
    • Leblebici, Y.1    Kang2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.