NUcache: An efficient multicore cache organization based on next-use distance

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 243-253

  Manikantan, R ^a   Rajan, Kaushik ^b   Govindarajan, R ^a  

^a INDIAN INSTITUTE OF SCIENCE   (India)

^b MICROSOFT RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BASELINE DESIGN; CACHE ORGANIZATION; CACHE SETS; MULTI CORE; MULTI-CORE SYSTEMS; MULTI-CORES; PERFORMANCE EVALUATION; SELECTION MECHANISM; SHARED CACHE;

ALGORITHMS; COST BENEFIT ANALYSIS; MICROCOMPUTERS;

COMPUTER ARCHITECTURE;

EID: 79955915861     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749733     Document Type: Conference Paper

References (24)

1. A. Basu, N. Kirman, M. Kirman, M. Chaudhuri, and J. Martinez. Scavenger: A new last level cache architecture with global block priority. In MICRO 40, 2007.
2. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The m5 simulator: Modeling networked systems. IEEE Micro, 26:52-60, 2006. (Pubitemid 46504889)
3. J. Chang and G. S. Sohi. Cooperative caching for chip multiprocessors. In ISCA, 2006.
4. M. Chaudhuri. Pseudo-lifo: the foundation of a new family of replacement policies for last-level caches. In MICRO 42, 2009.
5. S. Eyerman and L. Eeckhout. System-level performance metrics for multiprogram workloads. IEEE Micro, 28:42-53, May 2008.
6. F. Guo and Y. Solihin. An analytical model for cache replacement policy performance. In SIGMETRICS '06/Performance '06, 2006.
7. F. Guo, Y. Solihin, L. Zhao, and R. Iyer. A framework for providing quality of service in chip multi-processors. In MICRO 40, 2007.
8. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, S. Steely, Jr., and J. Emer. Adaptive insertion policies for managing shared caches. In PACT, 2008.
9. A. Jaleel, K. B. Theobald, S. C. S. Jr., and J. S. Emer. High performance cache replacement using re-reference interval prediction (rrip). In ISCA, 2010.
10. G. Keramidas, P. Petoumenos, and S. Kaxiras. Cache replacement based on reuse-distance prediction. In 25th International Conference on Computer Design, ICCD 2007.
11. H. Liu, M. Ferdman, J. Huh, and D. Burger. Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency. In MICRO 41, 2008.
12. V.-M. Panait, A. Sasturkar, and W.-F. Wong. Static identification of delinquent loads. In CGO, 2004.
13. P. Petoumenos, G. Keramidas, and S. Kaxiras. Instruction-based reuse-distance prediction for effective cache management. In Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, SAMOS'09, 2009.
14. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer. Adaptive insertion policies for high performance caching. In ISCA, 2007.
15. M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt. A case for mlp-aware cache replacement. In ISCA, 2006.
16. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In MICRO 39, 2006.
17. M. K. Qureshi, D. Thompson, and Y. N. Patt. The v-way cache: Demand based associativity via global replacement. In ISCA, 2005.
18. K. Rajan and R. Govindarajan. Emulating optimal replacement with a shepherd cache. In MICRO 40, 2007.
19. B. M. Rogers, A. Krishna, G. B. Bell, K. Vu, X. Jiang, and Y. Solihin. Scaling the bandwidth wall: challenges in and avenues for cmp scaling. In ISCA, 2009.
20. R. Subramanian, Y. Smaragdakis, and G. H. Loh. Adaptive caches: Effective shaping of cache behavior to workloads. In MICRO 39, 2006.
21. G. Tyson, M. Farrens, J. Matthews, and A. R. Pleszkun. A modified approach to data cache management. In MICRO 28, 1995.
22. W. A. Wong and J.-L. Baer. Modified lru policies for improving second-level cache behavior. In HPCA, 2000.
23. Y. Xie and G. H. Loh. PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches. In ISCA, 2009.
24. W. Zhang, D. M. Tullsen, and B. Calder. Accelerating and adapting precomputation threads for effcient prefetching. In HPCA, 2007.