Instruction-based reuse-distance prediction for effective cache management

Proceedings - 2009 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2009

Volumn , Issue , 2009, Pages 49-58

  Petoumenos, Pavlos ^a   Keramidas, Georgios ^a   Kaxiras, Stefanos ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS PATTERNS; CACHE ACCESS; CACHE BLOCKS; CACHE MANAGEMENT; CACHE MANAGEMENT TECHNIQUES; DATA REUSE; L2 CACHE; PREDICTION SCHEMES; REUSE DISTANCE; RUNTIMES; STATE OF THE ART; TEMPORAL CHARACTERISTICS; TEMPORAL LOCALITY;

COMPUTER ARCHITECTURE; COMPUTER SOFTWARE REUSABILITY; EMBEDDED SYSTEMS;

COMPUTER SIMULATION;

EID: 71949083812     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSAMOS.2009.5289241     Document Type: Conference Paper

References (33)

1. L. A. Belady. A study of replacement algorithms for a virtualstorage computer. IBM Systems Journal, 1966.
2. E. Berg and E. Hagersten. Fast Data-Locality Profiling of Native Execution. Proc. of the ACM SIGMETRICS, 2005.
3. C. Cascaval and D. A. Padua. Estimating cache misses and locality using stack distances. Proc. of the International Conference on Supercomputing (ICS), 2003.
4. C. Ding and Y. Zhong. Predicting whole-program locality through reuse distance analysis. Proc. of the Conference on Programming Language Design and Implementation (PLDI), 2003.
5. C. Fang, S. Carr, S. Onder, and Z. Wang. Instruction Based Memory Distance Analysis and its Application to Optimization. Proc. of the International Conference on Supercomputing (ICS), 2006.
6. C. Fang, S. Carr, S. Onder, and Z. Wang. Reuse-distancebased miss-rate prediction on a per instruction basis. Conference System Performance, 2004.
7. A. González, C. Aliagas, and M. Valero. A Data Cache with Multiple Caching Strategies tuned to Different Types of Locality. Proc. International Conference on Supercomputing (ICS), 1995.
8. http://users.ece.utexas.edu/~qk/dip/
9. Z. Hu, S. Kaxiras, M. Martonosi. Timekeeping in the memory system: predicting and optimizing memory behavior. Proc. of the International Sympocium on Computer Architecture (ISCA), 2002.
10. J. Jeong and M. Dubois. Cost-sensitive cache replacement algorithms. Proc. of the International Symposium on High Performance Computer Architecture (HPCA), 2003.
11. J. Jeong, P. Stenstrom, and M. Dubois. Simple, Penalty- Sensitive Replacement Policies for Caches. Computing Frontiers, 2006.
12. T. Johnson, D. Connors, M. Merten, and W. Hwu. Run-Time Cache Bypassing. IEEE Transactions on Computers, 1999.
13. M. Kampe and F. Dahlgren. Exploration of the Spatial Locality on Emerging Applications and the Consequences for Cache Performance. Proc. of the International Parallel and Distributed Computing Symposium, 2000.
14. M. Karlsson and E. Hagersten. Timestamp-Based Selective Cache Allocation. In the Workshop on Memory Performance Issues, 2001.
15. S. Kaxiras, Z. Hu, M. Martonosi. Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. Proc. of the International Sympocium on Computer Architecture (ISCA), 2001.
16. M. Kharbutli and Y. Solihin. Counter-Based Cache Replacement Algorithms. Proc. of the International Conference on Computer Design (ICCD), 2005.
17. A. C. Lai and B. Falsafi. Selective, accurate, and timely selfinvalidation using last-touch prediction. Proc. of the International Symposium on Computer Architecture (ISCA), 2000.
18. W. F. Lin and S. K. Reinhardt. Predicting last-touch references under optimal replacement. University of Michigan Technical Report (CSE-TR-447-02), 2002.
19. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 1970.
20. V. Milutinovic, B. Markovic, M. Tomasevic, and M. Tremblay. The Split Temporal/Spatial Cache: Initial Performance analysis. Journal of Systems Architecture: the EUROMICRO Journal, 1996.
21. P. Petoumenos, G. Keramidas, H. Zeffer, S. Kaxiras, and E. Hagersten. Modeling Cache Sharing on Chip Multiprocessor Architectures. Proc. of the International Symposium on Workload Characterization, 2006.
22. T. Piquet, O. Rochecouste, and A. Seznec. Exploiting Single- Usage for Effective Memory Management. Proc. of the Asia- Pacific Computer Systems Architecture Conference, 2007.
23. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. S. Jr., and J. Emer. Adaptive insertion policies for high-performance caching. Proc. of the International Sympocium on Computer Architecture (ISCA), 2007.
24. M. K. Qureshi, D. Lynch, O. Mutlu, and Y. N. Patt. A Case for MLP-Aware Cache Replacement. Proc. of the International Symposium on Computer Architecture (ISCA), 2006.
25. K. Rajan and R. Govindarajan. Emulating optimal replacement with a shepherd cache. Proc. of the Interbational Sympocium on Microarchitecture (MICRO), 2007.
26. R. Subramanian, Y. Smaragdakis, G. Loh. Adaptive Caches: Effective Shaping of Cache Behavior to Workloads. Proc. of the International Symposium on Microarchitecture (MICRO), 2006.
27. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. Proc. of the Conference on Measurement and Modeling Computer Systems, 1993.
28. M. Takagi and K. Hiraki. Inter-Reference Gap Distribution Replacement: an Improved Replacement Algorithm for Set- Associative Caches. Proc. of the International Conference on Supercomputing (ICS), 2004.
29. O. Temam. An algorithm for optimally exploiting spatial and temporal locality in upper memory levels. IEEE Transactions on Computers, 1999.
30. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Cacti 5.1. HP Laporatories Technical Report (HPL-2008-20), 2008.
31. G. Tyson, M. Farrens, J. Matthews, and A. R. Pleszkun. A modified approach to data cache management. Proc. of the International Symposium on Microarchitecture (MICRO), 1995.
32. W. A. Wong and J. L. Baer. Modified LRU policies for improving second-level cache behavior. Proc. of the International Symposium on High-Performance Computer Architecture (HPCA), 2000.
33. Y. Zhong, S. Dropsho, and C. Ding. Miss rate prediction across all program inputs. Proc. of the Conference on Parallel Architectures and Compilation Techniques (PACT), 2003.