Static identification of delinquent loads

International Symposium on Code Generation and Optimization, CGO

Volumn , Issue , 2004, Pages 303-314

  Panait, Vlad Mihai ^a   Sasturkar, Amit ^b   Wong, Weng Fai ^c  

^a UNIVERSITY POLITEHNICA OF BUCHAREST   (Romania)

^b Stony Brook University   (United States)

^c NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

COMPILE TIME; DATA CACHE; DELINQUENT LOADS; LOAD INSTRUCTIONS;

BENCHMARKING; BUFFER STORAGE; DATA REDUCTION; HEURISTIC METHODS; OPTIMIZATION; PROBLEM SOLVING;

PROGRAM PROCESSORS;

EID: 3042656889     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2004.1281683     Document Type: Conference Paper

References (15)

1. Santosh Abraham and Bob R. Rau. Predicting load latencies using cache profiling. Technical Report HPL-94-110, Hewlett Packard Laboratory, 1994.
2. Doug Burger and Todd M. Austin. The SimpleScalar tool set, version 2.0. http://www.cs.wisc.edu/mscalar/simplescalar.html.
3. Martin Burtscher, Amer Diwan, and Matthias Hauswirth. Static load classification for improving the value predictability of data cache misses. In Proceedings of ACM SIGPLAN 2002 Conference on Programming Language Design and Implementation, pages 222-233, June 2002.
4. Jamison D. Collins, Hong Wang, Dean M. Tullsen, Christopher J. Hughes, Yong fong Lee, Dan Lavery, and John P. Shen. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of 28th Annual International Symposium on Computer Architecture, pages 14-25, July 2001.
5. Christian Ferdinard, Florian Martin, Reinhard Wilhelm, and Martin Alt. Cache behavior prediction by abstract interpretation. Science of Computer Programming, 35(2-3): 163-189, 1999.
6. Somnath Ghosh, Margaret Martonosi, and Sharad Malik. Cache miss equations: an analytical representation of cache misses. In Proceedings of the 11th international conference on Supercomputing, pages 317-324, July 1997.
7. Intel Inc. IA-32 Intel Architecture software developer's manual (order nu mber 245472). http://www.intel.com/design/pentium4/manuals/245472.htm.
8. Teresa Johnson. Automatic annotation of instructions with profiling information, 1995.
9. Sharad Mehrotra and Luddy Harrison. Examination of a memory access classification scheme for pointer-intensive and numeric programs. In Proceedings of the 10th International Conference on Supercomputing, pages 133-140, May 1996.
10. Toshihiro Ozawa, Yasunori Kimura, and Shin'ichiro Nishizaki. Cache miss heuristics and preloading techniques for general-purpose programs. In Proceedings of the 28th International Symposium on Microarchitecture, pages 243 248, 1995.
11. PAPI: Performance application programmer interface. http://icl.cs.utk. edu/projects/papi.
12. S. Subramanya Sastry, Rastislav Bodik, and James E. Smith. Rapid profiling via stratified sampling. In Proceedings of 28th Annual International Symposium on Computer Architecture, pages 278-289, July 2001.
13. Steven P. Vanderwiel and David J. Lilja. Data prefetch mechanisms. ACM Computing Survey, 32(2): 174-199, June 2000.
14. Weng-Fai Wong. Source level static branch prediction. The Computer Journal, 42(2): 142-149, 1999.
15. Youfeng Wu and James R. Larus. Static branch frequency and program profile analysis. In Proceedings of the 27th International Symposium on Microarchitecture, pages 1-11, 1994.