A stacked mesh 3D NOC architecture enabling congestion-aware and reliable inter-layer communication

Proceedings - 19th International Euromicro Conference on Parallel, Distributed, and Network-Based Processing, PDP 2011

Volumn , Issue , 2011, Pages 423-430

  Rahmani, Amir Mohammad ^a,b   Latif, Khalid ^a,b   Liljeberg, Pasi ^b   Plosila, Juha ^b   Tenhunen, Hannu ^a,b  

^a TURKU CENTRE FOR COMPUTER SCIENCE   (Finland)

^b UNIVERSITY OF TURKU   (Finland)

Author keywords

3D ICs; 3D NoC Bus Hybrid Architecture; Fault Tolerance; Routing Algorithm

Indexed keywords

3-D ICS; 3D NOC-BUS HYBRID ARCHITECTURE; BUFFER UTILIZATION; CONGESTION-AWARE; EFFICIENT ARCHITECTURE; HOT SPOT; INTER-LAYER COMMUNICATION; INTERMEDIATE BUFFERS; LOAD-BALANCING; NEGATIVE EXPONENTIAL DISTRIBUTION; NOC ARCHITECTURES; PERFORMANCE IMPROVEMENTS; POWER CONSUMPTION; PROPOSED ARCHITECTURES; REAL APPLICATIONS; SYSTEM ANALYSIS; SYSTEM FAULTS; TRAFFIC PATTERN; VIDEO CONFERENCE; WIRING DELAY;

BUSES; FAULT TOLERANCE; QUALITY ASSURANCE; ROUTING ALGORITHMS; SYSTEMS ANALYSIS; THREE DIMENSIONAL;

NETWORK ARCHITECTURE;

EID: 79955028003     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PDP.2011.39     Document Type: Conference Paper

References (22)

1. S. Borkar, "Designing reliable systems from unreliable components: The challenges of transistor variability and degradation," IEEE Micro, Vol. 25, No. 6, 2005, pp. 10-16. (Pubitemid 46567817)
2. st edition, October 12, 2004.
3. A. Jantsch, and H. Tenhunen, Network on Chip, Kluwer Academic Publishers, 2003.
4. L. Benini and G. D. Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, Vol. 35, No. 1, 2002, pp. 70-78. (Pubitemid 34069383)
5. T. Bjerregaard, and S. Mahadevan, "A Survey of Research and Practices of Network-on-Chip", ACM Computing Surveys, Vol. 38, No. 1, 2006, pp. 1-51.
6. A. W. Topol et al., "Three-Dimensional Integrated Circuits," IBM J. Research and Development, Vol. 50, No. 4/5, July-Sept. 2006, pp. 491-506. (Pubitemid 44364166)
7. V. F. Pavlidis and E. G. Friedman, "3-D Topologies for Networks-on-Chip," in Proc. of IEEE Trans. Of VLSI Systems., Vol. 15, No. 10, 2007, pp.1081-1090. (Pubitemid 47460369)
8. B. S. Feero and P. P. Pande, "Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation," IEEE Transactions on Computers, Vol. 58, No. 1, 2009, pp. 32-45.
9. A.-M. Rahmani et al., "An Efficient 3D NoC Architecture Using Bidirectional Bisynchronous Vertical Channels," in Proc. of IEEE Computer Society Annual Symposium on VLSI, 2010, pp. 452-453.
10. R. S. Patti, "Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs", in Proc of IEEE, Vol. 94, No. 6, 2006, pp. 1214-1224. (Pubitemid 46444967)
11. L. P. Carloni et al., "Networks-on-Chip in Emerging Interconnect Paradigms: Advantages and Challenges," in Proc. of International Symposium on Networks-on-Chip, 2009, pp. 93-109.
12. J. Kim et al., "A novel dimensionaly-decomposed router for on-chip communication in 3D architectures," in Proc. of International Symposium on Computer Architectures, 2007. pp. 138-149. (Pubitemid 47582098)
13. F. Li et al., "Design and Management of 3D Chip Multiprocessors Using Network-in-Memory," in Proc. of International Symposium on Computer Architecture, 2006, pp. 130-141. (Pubitemid 46016610)
14. R. S. Ramanujam and B. Lin, "A Layer-Multiplexed 3D On-Chip Network Architecture," IEEE Embedded Systems Letters, Vol. 1, No. 2, 2009, pp. 50-55.
15. H. Sullivan and T. R. Bashkow, "A large scale, homogeneous, fully distributed parallel machine," in Proc. of International Symposium on Computer Architecture, 1977, pp. 105-117.
16. H. Matsutani et al., "Tightly-coupled multi-layer topologies for 3-D NOCs," in Proc. of International Conference on Parallel Processing, China, 2007, pp. 75-84.
17. D. Park et al., "MIRA: A multi-layered on-chip interconnect router architecture," in Proc. of International Symposium on Computer Archtiecter, 2008, pp. 251-261.
18. P. Lotfi-Kamran et al., "EDXY - A low cost congestion-aware routing algorithm for network-on-chips," Journal of Systems Architecture, Vol. 56, No. 7, 2010, pp. 256-264.
19. A.-C. Hsieh et al., "TSV Redundancy: Architecture and Design Issues in 3D IC," in Proc. of International Conference on Design, Automation, and Test in Eroupe, 2010, pp. 166-171.
20. R. S. Ramanujam and B. Lin, "Near-Optimal Oblivious Routing on Three-Dimensional Mesh Networks," in Proc. of International Conference on Computer Design, 2008, pp. 134-141.
21. A.-M. Rahmani et al., "NED: A Novel Synthetic Traffic Pattern for Power/Performance Analysis of Network-on-chips Using Negative Exponential Distribution," Journal of Low Power Electronics, Vol. 5, No. 3, 2009, pp. 396-405.
22. G. Guindani et al., "NoC Power Estimation at the RTL Abstraction Level," in Proc. of IEEE Computer Society Annual Sympusium on VLSI, 2008, pp. 475-478.