EDXY-A low cost congestion-aware routing algorithm for network-on-chips

Journal of Systems Architecture

Volumn 56, Issue 7, 2010, Pages 256-264

  Lotfi Kamran, P ^a   Rahmani, A M ^a   Daneshtalab, M ^a,b   Afzali Kusha, A ^a   Navabi, Z ^a,c  

^a UNIVERSITY OF TEHRAN   (Iran)

^b UNIVERSITY OF TURKU   (Finland)

^c Northeastern University   (United States)

Author keywords

Adaptive; Bursty traffic; Dynamic XY; Link failure tolerant; Low latency routing; Network on chip; Non uniform traffic; Routing algorithm

Indexed keywords

ADAPTIVE; BURSTY TRAFFIC; LINK FAILURES; LOW LATENCY; NETWORK ON CHIP; NONUNIFORM TRAFFIC;

ROUTERS; ROUTING ALGORITHMS; SERVERS; VLSI CIRCUITS; WIRE;

ADAPTIVE ALGORITHMS;

EID: 77955711245     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2010.05.002     Document Type: Article

References (22)

1. L. Benini, and G.D. Micheli Networks on chips: a new SoC paradigm IEEE Computer 35 January 2002 70 78
2. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Proceedings of the Design Automation Conference, 2001, pp. 684-689.
3. K. Sankaralingam, R. Nagarajan, P. Gratz, R. Desikan, D. Gulati, H. Hanson, C. Kim, H. Liu, N. Ranganathan, S. Sethumadhavan, S. Sharif, P. Shivakumar, W. Yoder, R. McDonald, S. Keckler, D. Burger, The distributed microarchitecture of the TRIPS prototype processor, in: International Symposium on Microarchitectures, 2006, pp. 480-491.
4. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, N. Borkar, An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS, in: IEEE International Solid State Circuits Conference, February 2007, pp. 98-99.
5. D. Bertsekas, and R. Gallager Data Networks 1992 Prentice Hall
6. W.J. Dally, and B. Towles Principles and Practices of Interconnection Networks 2004 Morgan Kaufmann
7. Intel Corporation, A touchstone delta system description, in: Intel Advanced Information, 1991.
8. C.J. Glass, and L.M. Ni The turn model for adaptive routing Journal of the ACM 41 September 1994 874 902
9. G.M. Chiu The odd-even turn model for adaptive routing IEEE Transactions on Parallel and Distributed Systems 11 July 2000 729 738
10. J.C. Hu, R. Marculescu, DyAD-smart routing for networks-on-chip, in: Proceedings of the Design Automation Conference, 2004, pp. 260-263.
11. E. Nilsson, M. Millberg, J. Öberg, A. Jantsch, Load distribution with the proximity congestion awareness in a network on chip, in: Proceedings of the Design Automation and Test in Europe, 2003, p. 11126.
12. U. Feige, P. Raghavan, Exact analysis of hot-potato routing, in: Proceedings of the 33rd Annual Symposium on Foundations of Computer Science, 1992, pp. 553-562.
13. J. Duato, S. Yalamanchili, and L. Ni Interconnection Networks an Engineering Approach 1997 IEEE Computer Society Press
14. T. Dumitras, R. Marculescu, On-chip stochastic communication, in: Proceedings of the Design Automation and Test in Europe, 2003, pp. 10790.
15. M. Li, Q.-A. Zeng, W.-B. Jone, DyXY-a proximity congestion-aware deadlock-free dynamic routing method for network on chip, in: Proceedings of the Design Automation Conference, 2006, pp. 849-852.
16. P. Gratz, B. Grot, S.W. Keckler, Regional congestion awareness of load balance in network-on-chips, in: International Symposium on High Performance Computer Architecture, February 2008, pp. 203-214.
17. J. Kim, D. Park, T. Theocharides, N. Vijaykkrishnan, C.R. Das, A low latency router supporting adaptivity for on-chip interconnects, in: International Symposium on Computer Architecture, 2005, pp. 150-161.
18. L.M. Ni, P.K. McKinley, A survey of wormhole routing techniques in direct networks, IEEE Computer (1993) 62-76.
19. C.J. Glass, L.M. Ni, The turn model for adaptive routing, in: Proceedings of the Symposium on Computer Architecture, May 1992, pp. 278-287.
20. X. Lin, L.M. Ni, Multicast communication in multi-computer networks, in: IEEE Transactions on Parallel and Distributed Systems, 1993, pp. 1105-1117.
21. M.T. Schmitz, B.M. Al Hashimi, and P. Eles System Level Design Techniques for Energy Efficient Embedded Systems 2004 Kluwer Academic Publishers
22. D. Wu, B.M. Al Hashimi, M.T. Schmitz, Improving routing efficiency for network-on-chip through contention-aware input selection, in: Proceedings of the 2006 Conference on Asia South Pacific Design Automation, 2006, pp. 36-41.