Near-Optimal oblivious routing on Three-Dimensional mesh networks

26th IEEE International Conference on Computer Design 2008, ICCD

Volumn , Issue , 2008, Pages 134-141

  Ramanujam, Rohit Sunkam ^a   Lin, Bill ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3D MESHES; AVERAGE CASE; CHIP ARCHITECTURES; CHIP DESIGNS; CHIP MULTI PROCESSORS; DESIGN METRICS; DEVICE LAYERS; HIGHER DIMENSIONS; MESH NETWORKS; NEW OPPORTUNITIES; OBLIVIOUS ROUTING; OPTIMALITY; PENALTY FACTORS; SILICON INTEGRATIONS; THREE DIMENSIONS; THREE-DIMENSIONAL (3D); TRAFFIC PATTERNS; TWO-DIMENSIONAL; WORST-CASE THROUGHPUTS;

BUILDING MATERIALS; DESIGN; INNOVATION; INTEGRATED CIRCUITS; MAGNETIC STORAGE; OPTIMIZATION; THREE DIMENSIONAL; THROUGHPUT;

ROUTING ALGORITHMS;

EID: 62349087103     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2008.4751852     Document Type: Conference Paper

References (21)

1. H. Sullivan, T. R. Bashkow, "A Large Scale, Homogeneous, Fully Distributed Parallel Machine", in Annual Symposium on Computer Architecture, ACM Press, 1977, pp. 105-117.
2. L. G. Valiant, G. J. Brebner, "Universal Schemes for Parallel Communication", in ACM Symposium on The Theory of Computing, pp. 263-277, Milwaukee, MN, 1981.
3. T. Nesson, S. L. Johnsson, "ROMM Routing on Mesh and Torus Networks", in ACM Symposium on Parallel Algorithms and Architectures, Santa Barbara, CA, 1995, pp. 275-287.
4. D. Seo, A. Ali, W.-T. Lim, N. Rafique, M. Thottethodi, "Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", in International Symposium on Computer Architecture, 2005, pp. 432-443.
5. B. Towles, W. J. Dally, "Worst-Case Traffic for Oblivious Routing Functions", in ACM Symposium on Parallel Algorithms and Architectures, Winnipeg, Manitoba, Canada, August 10 - 13, 2002.
6. L. Shang, L.S. Peh, N.K. Jha, "Dynamic voltage scaling with links for power optimization of interconnection networks", in Proceedings of the 9th IEEE International Symposium on High-Performance Computer Architecture (HPCA), pages 79-90, Feb 2003.
7. J.Duato, "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, December 1993.
8. H. Wang, L.-S. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks", in Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, page 105. IEEE Computer Society, 2003.
9. M. B. Taylor, W. Lee, S. Amarasinghe, and A. Agarwal, "Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures", in International Symposium on High-Performance Computer Architecture (HPCA), pages 341-353, Anaheim, CA, 2003.
10. P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger, "Implementation and Evaluation of On-Chip Network Architectures", in International Conference on Computer Design (ICCD), 2006.
11. S. Vangal et al, "An 80-Tile Sub-100-W TeraFLOPS Processsor in 65nm CMOS", in IEEE Journal of Solid State Circuits, Jan. 2008.
12. A. Agarwal et al, "Tile Processor: Embedded Multicore for Networking and Multimedia", in Hot Chips 19, Stanford, CA, Aug. 2007.
13. K. Lee et al, "Three-Dimensional Shared Memory Fabricated using Wafer Stacking Technology", in IEDM Technical Digest, pages 165-168, Dec. 2000.
14. L. Xue, C. C. Liu, H.-S. Kim, S. Kim, and S. Tiwari, "Three Dimensional Integration: Technology, Use, and Issues for Mixed-Signal Applications", IEEE Trans. on Electron Devices, 50:601-609, May 2003.
15. W. R. Davis et al, "Demystifying 3D ICs: The Pros and Cons of Going Vertical", In IEEE Design & Test of Computers, 22(6):498-510, 2005.
16. M. Kawano et al, "A 3D Packaging Technology for 4Gbit Stacked DRAM with 3Gbps Data Transfer", in IEEE International Electron Devices, pp. 1-4, 2006.
17. B. Black, D. Nelson, C.Webb, and N. Samra, "3D Processing Technology and Its Impact on IA32 Microprocessors", in Proc. International Conference on Computer Design, pages 316-318, 2004.
18. T. Kgil et al, "PICOSERVER: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor", in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XII), 2006.
19. F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, and M. Kandemir, "Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", in 33rd International Symposium on Computer Architecture (ISCA), pages 130-141, 2006.
20. R. Wilson, "Cisco taps processor array architecture for NPU", EE Times, August 9, 2004
21. B. Towles, W. J. Dally, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2003.