메뉴 건너뛰기




Volumn 33, Issue 6, 2010, Pages 963-976

Aspect ratio trapping: A unique technology for integrating Ge and III-Vs with silicon CMOS

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; GALLIUM ARSENIDE; GERMANIUM COMPOUNDS; III-V SEMICONDUCTORS; INDIUM PHOSPHIDE; MOSFET DEVICES; SEMICONDUCTING GALLIUM; SEMICONDUCTING INDIUM PHOSPHIDE; SI-GE ALLOYS; SILICON;

EID: 79952641841     PISSN: 19385862     EISSN: 19386737     Source Type: Conference Proceeding    
DOI: 10.1149/1.3487628     Document Type: Conference Paper
Times cited : (71)

References (24)
  • 23
    • 79952690696 scopus 로고    scopus 로고
    • http://www.noblepeak.com/pdf/products/normal/2596.pdf


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.