A noise reduction and linearity improvement technique for a differential cascode LNA

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 3, 2008, Pages 588-599

  Fan, Xiaohua ^a,b,c   Zhang, Heng ^a,b   Sánchez Sinencio, Edgar ^a,b  

^a IEEE

^b TEXAS A AND M UNIVERSITY   (United States)

^c MARVELL SEMICONDUCTOR INC   (United States)

Author keywords

Capacitive cross coupling; Linearity improvement; Lw noise amplifier (LNA); Noise figure; Noise reduction; RF circuit

Indexed keywords

ELECTRIC INDUCTORS; GAIN CONTROL; NOISE ABATEMENT; NOISE FIGURE; VOLTAGE CONTROL;

CAPACITIVE CROSS COUPLING; CASCODE TRANSISTORS; LINEARITY IMPROVEMENT;

LOW NOISE AMPLIFIERS;

EID: 40149085440     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.916584     Document Type: Article

References (27)

1. D. K. Sheffer and T. H. Lee, "A 1.5 V, 1.5 GHz CMOS low-noise amplifier," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745-759, May 1997.
2. D. K. Sheffer and T. H. Lee, "Corrections to "A 1.5 V, 1.5 GHzCMOS low-noise amplifier"," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1397-1398, Jun. 2005.
3. T. K. Nguyen, C. H. Kim, G. J. Ihm, M. S. Yang, and S. G. Lee, "CMOS low-noise amplifier design optimization tehcniques," IEEE Trans. Microw. Theory Tech., vol. 52, no. 5, pp. 1433-1442, May 2004.
4. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge. U.K.: Cambridge Univ. Press. 1998.
5. L. Belostotski and J. W. Haslett. "Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 53, no. 7, pp. 1409-1422, Jul. 2006.
6. H. Darabi and A. A. Abidi. "A 4.5 mW 900-MHz CMOS receiver for wireless paging," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1085-1096. Aug. 2000.
7. W. Zhuo, S. H. K. Embabi. J. Pineda de Gyvez, and E. Sánchez- Sinencio, "Using capacitive cross-coupling technique in RF low-noise amplifiers and down-conversion mixer design," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC). Sep. 2000, pp. 116-119.
8. X. Li. S. Shekhar, and D. J. Allstot. "Gm-boosted common-gate LNA and differential Colpitts VCO/QVCO in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2609-2619, Dec. 2005.
9. W. Zhuo, X. Li, S. Shekhar. S. H. K. Embabi, J. Pineda de Gyvez, D. J. Allstot, and E. Sánchez-Sinencio, "A capacitor cross-coupled common-gate low noise amplifier," IEEE Trans. Circuits Syst. II: Expr. Briefs, vol. 52, no. 12, pp. 875-879, Dec. 2005.
10. T. H. Lee. H. Samavati, and H. R. Rategh, "5-GHz CMOS wireless LANs." IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 268-280, Jan. 2002.
11. H. Samavati, H. R. Rategh, and T. H. Lee, "A 5-GHz CMOS wireless LAN receiver front-end." IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 765-772, May 2000.
12. M. Zargari, M. Terrovitis. S. H.-M. Jen. B. J. Kaczynski, L. MeeLan, M. P. Mack, S. S. Mehta, S. Mendis, K. Onodera, H. Samavati, W. W. Si, K. Singh, A. Tabatabaei, D. Weber, D. K. Su, and B. A. Wooley, "A single-chip dual-band tri-mode CMOS transceiver for IEEE 802. 11a/b/g wireless LAN," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2239-2249, Dec. 2004.
13. R. Fujimoto, K. Kojima, and S. Otaka. "A 7-GHz 1.8-dB NF CMOS low-noise amplifier," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 852-856, Jul. 2002.
14. W. Guo and D. Huang, "The noise and linearity optimization for a 1.9 GHz CMOS low noise amplifier," in Proc. IEEE Asia-Pacific Conf. ASIC, Aug. 2002, pp. 253-257.
15. ASITIC Homepage. Dept. EECS, Univ. Berkeley, CA [Online]. Available: rfic.eecs.berkeley.edu/~niknejad/asitic.html
16. A. M. Niknejad and R. G. Meyer, "Analysis, design, and optimization of spiral inductors and transformers for Si RFICs," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1470-1481, Oct. 1998.
17. V. Aparin and C. Persico, "Effect of out-of-band terminations on intermodulation distortion in common-emitter circuits," in IEEE MTT-S Dig., Sep. 1999, vol. 3, pp. 977-980.
18. V. Aparin and L. E. Larson., "Linearization of monolithic LNAs using low-frequency low-impedance input termination," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2003, pp. 137-140.
19. T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223-229, Jan. 2004.
20. V. Aparin and L. E. Larson, "Modified derivative superposition method for linearizing FET low-noise amplifiers," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 571-581, Feb. 2005.
21. S. Ganesan, E. Sánchez-Sinencio, and J. Silva-Martinez, "A highly linear low noise amplifier," IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, pp. 4079-4085, Dec. 2006.
22. C. Xin and E. Sánchez-Sinencio, "A linearization technique for RF low noise amplifier," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'04), May 2004, pp. 313-316.
23. S. H. M. Lavasani and S. Kiaei, "A new method to stabilize high frequency high gain CMOS LNA," in Proc. IEEE Electronics, Circuits and Systems Conf., Shadah, United Arab Emirates, Dec. 2003, pp. 982-985.
24. X. Li, T. Brogan, M. Esposito, B. Myers, and K. K. O, "A comparison of CMOS and SiGe LNA's and mixers for wireless LAN application," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2001, pp. 531-534.
25. V. Chandrasekhar, "A packaged 2.4 GHz LNA in a 0.15 μm CMOS process with 2kV HBM ESD protection," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2002, pp. 347-350.
26. J. Su, C. Meng, Y. Li, S. Tseng, and G. Huang, "2.4 GHz 0.35 μm CMOS single-ended LNA and mixer with gain enhancement techniques," in Proc. Asia-Pacific Microwave Conf. (APMC), Dec. 2005, pp. 1550-1553.
27. C. Xin and E. Sánchez-Sinencio, "A GSM LNA using mutual-coupled degeneration," IEEE Microw. Wireless Compon. Lett., vol. 15, no. 2, pp. 68-70, Feb. 2005.