Modified derivative superposition method for linearizing FET low-noise amplifiers

IEEE Transactions on Microwave Theory and Techniques

Volumn 53, Issue 2, 2005, Pages 571-580

  Aparin, Vladimir ^a   Larson, Lawrence E ^b  

^a QUALCOMM INC   (United States)

^b San Diego   (United States)

Author keywords

Amplifier noise; Intermodulation distortion; MOSFET amplifiers; Nonlinearities; Volterra series

Indexed keywords

CMOS INTEGRATED CIRCUITS; CODE DIVISION MULTIPLE ACCESS; MODULATION; MOSFET DEVICES; SIGNAL DISTORTION; SIGNAL RECEIVERS; SPURIOUS SIGNAL NOISE; TELEPHONE SETS;

AMPLIFIER NOISE; INTERMODULATION DISTORTION; LOW NOISE AMPLIFIERS (LNA); MOSFET AMPLIFIERS; NONLINEARITIES; VOLTERRA SERIES;

AMPLIFIERS (ELECTRONIC);

EID: 14544284511     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2004.840635     Document Type: Conference Paper

References (20)

1. W. Y. Ali-Ahmad, "RF system issues related to CDMA receiver specifications," R. F. Des., pp. 22-32, Sep. 1999.
2. V. Aparin and L. E. Larson, "Linearization of monolithic LNA's using low-frequency low-impedance input termination," in Eur. Solid-State Circuits Conf., Sep. 2003, pp. 137-140.
3. Y. Ding and R. Harjani, "A + 18 dBm IIP3 LNA in 0.35 μm CMOS," in IEEE Int. Solid-State Circuits Conf., 2001, pp. 162-163.
4. J. C. Pedro and J. Perez, "Design techniques for low in-band intermodulation distortion amplifiers," Microwave J., pp. 94-104, May 1994.
5. G. Qu and A. E. Parker, "Analysis of intermodulation nulling in HEMT's," in Optoelectronics and Microelectronic Materials and Devices Conf., Dec. 1996, pp. 227-230.
6. B. Toole, C. Plett, and M. Cloutier, "RF circuit implications of moderate inversion enhanced linear region in MOSFETs," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 51, no. 2, pp. 319-328, Feb. 2004.
7. V. Aparin, G. Brown, and L. E. Larson, "Linearization of CMOS LNA's via optimum gate biasing," in IEEE Int. Circuits Systems Symp., vol. IV, May 2004, pp. 748-751.
8. D. R. Webster, D. G. Haigh, J. B. Scott, and A. E. Parker, "Derivative superposition - A linearization technique for ultra broadband systems," IEE Wideband Circuits, Modeling, Technology Colloq., pp. 3/1-3/14, May 1996.
9. B. Kim, J.-S. Ko, and K. Lee, "A new linearization technique for MOSFET RF amplifier using multiple gated transistors," IEEE Microw. Guided Wave Lett., vol. 10, no. 9, pp. 371-373, Sep. 2000.
10. T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223-229, Jan. 2004.
11. A. van der Ziel, Noise in Solid State Devices and Circuits. New York: Wiley, 1986.
12. R. J. van Overstraeten, G. J. deClerck, and P. A. Muls, "Theory of the MOS transistor in weak inversion - New method to determine the number of surface states," IEEE Trans. Electron Devices, vol. ED-22, p. 282, 1975.
13. F. M. Klaassen and J. Prins, "Thermal noise of MOS transistors," Philips Res. Rep., vol. 22, pp. 505-514, 1967.
14. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge, U.K.: Cambridge Univ. Press, 1998, ch. 11.
15. K.-H. To, Y.-B. Park, T. Rainer, W. Brown, and M. W. Huang, "High frequency noise characteristics of RF MOSFET's in subthreshold region," in IEEE RF Integrated Circuits Symp. Dig., Jun. 2003, pp. 163-167.
16. T. T. Ha, Solid-State Microwave Amplifier Design. New York: Wiley, 1981, ch. 6.
17. D. D. Weiner and J. F. Spina, Sinusoidal Analysis and Modeling of Weakly Nonlinear Circuits. New York: Van Nostrand, 1980.
18. D. C. Ahlgren, N. King, G. Freeman, R. Groves, and S. Subbanna, "SiGe BiCMOS technology for RF device and design applications," in Proc. IEEE Radio Wireless Conf., 1999, pp. 281-284.
19. S. Ock, K. Han, J.-R. Lee, and B. Kim, "A modified cascode type low noise amplifier using dual common source transistors," in IEEE MTT-S Int. Microwave Symp. Dig., 2002, pp. 1423-1426.
20. Y.-S. Youn, J.-H. Chang, K.-J. Koh, Y.-J. Lee, and H.-K. Yu, "A 2 GHz 16 dBm IIPS low noise amplifier in 0.25 μm CMOS technology," presented at the IEEE Int. Solid-State Circuits Conf., 2003, Paper 25.7.