A highly linear low-noise amplifier

IEEE Transactions on Microwave Theory and Techniques

Volumn 54, Issue 12, 2006, Pages 4079-4085

  Ganesan, Sivakumar ^a   Sánchez Sinencio, Edgar ^b   Silva Martinez, Jose ^b  

^a Pulsewave RF Inc   (United States)

^b Texas A and M University   (United States)

Author keywords

Low noise amplifier (LNA); Nonlinearity; Third order input intercept point (IIP3); Third order intermodulation (IM3); Volterra series

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; GAIN MEASUREMENT; NATURAL FREQUENCIES; SPURIOUS SIGNAL NOISE;

NONLINEARITY; THIRD ORDER INPUT INTERCEPT POINT (IIP3); THIRD ORDER INTERMODULATION (IM3); VOLTERRA SERIES;

LOW NOISE AMPLIFIERS;

EID: 33847717518     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2006.885889     Document Type: Article

References (15)

1. B. Toole, C. Plett, and M. Cloutier, "RF circuit implications of moderate inversion enhanced linear region in MOSFETs," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 51, no. 2, pp. 319-328, Feb. 2004.
2. V. Aparin, G. Brown, and L. E. Larson, "Linearization of CMOS LNAs via optimum gate biasing," in IEEE Int. Circuits Syst. Symp., Vancouver, BC, Canada, May 2004, vol. IV, pp. 748-751.
3. Y. Ding and R. Harjani, "A +18 dBm IIP3 LNA in 0.35 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., San Francisco, CA, Feb. 2001, pp. 162-163.
4. D. R. Webster, D. G. Haigh, J. B. Scott, and A. E. Parker, "Derivative superposition - a linearization technique for ultra broadband systems," in IEE Wideband Circuits Modeling and Tech. Colloq., May 1996, pp. 3/1-3/14.
5. B. Kim, J. S. Ko, and K. Lee, "A new linearization technique for MOSFET RF amplifier using multiple gated transistors," IEEE Microw. Guided Wave Lett., vol. 10, no. 9, pp. 371-373, Sep. 2000.
6. C. Xin and E. Sanchez-Sinencio, "A linearization technique for RF low noise amplifier," in IEEE Int. Circuits Syst. Symp., Vancouver, BC, Canada, May 2004, vol. IV, pp. 313-316.
7. S. Ock, K. Han, J. R. Lee, and B. Kim, "A modified cascade type low noise amplifier using dual common source transistors," in IEEE MTT-S Int. Microw. Symp. Dig., 2002, pp. 1423-1426.
8. Y. S. Youn, J. H. Chang, K. J. Koh, Y. J. Lee, and H. K. Yu, "A 2 GHz 16 dBm IIP3 low noise amplifier in 0.25 μm CMOS technology," in IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 2003, pp. 452-453.
9. T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 223-229, Jan. 2004.
10. K. L. Fong, "High-frequency analysis of linearity improvement technique of common-emitter trans-conductance stage using a low-frequency trap network," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1249-1252, Aug. 2000.
11. P. Shah, P. Gazzerro, V. Aparin, R. Sridhara, and C. Narathong, "A 2 GHz low distortion low-noise two-stage LNA employing low-impedance bias terminations and optimum inter-stage match for linearity," in Eur. Solid-State Circuits Conf., Stockholm, Sweden, Sep. 2000, pp. 213-216.
12. V. Aparin and L. E. Larson, "Linearization of monolithic LNAs using low- frequency low-impedance input termination," in Eur. Solid-State Circuits Conf., Lisbon, Portugal, Sep. 16-18, 2003, pp. 137-140.
13. J. S. Fairbanks and L. E. Larson, "Analysis of optimized input and output harmonic termination on the linearity of 5 GHz CMOS radio frequency amplifiers," in Proc. IEEE Radio and Wireless Conf., Boston, MA, Aug. 10-13, 2003, pp. 293-296.
14. V. Aparin and L. E. Larson, "Modified derivative superposition method for linearizing FET low-noise amplifiers," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 571-581, Feb. 2005.
15. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.