Analysis of optimized input and output harmonic termination on the linearity of 5 GHz CMOS radio frequency amplifiers

Proceedings - 2003 IEEE Radio and Wireless Conference, RAWCON 2003

Volumn , Issue , 2003, Pages 293-296

  Fairbanks, J S ^a   Larson, L E ^a  

^a University of California at San Diego   (United States)

Author keywords

Circuit optimization; CMOS technology; Harmonic analysis; Impedance; Linearity; MOSFET circuits; Radio frequency; Radiofrequency amplifiers; Semiconductor device modeling; Voltage

Indexed keywords

AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; ELECTRIC IMPEDANCE; ELECTRIC NETWORK ANALYSIS; ELECTRIC POTENTIAL; HARMONIC ANALYSIS; INTEGRATED CIRCUIT MANUFACTURE; LOW POWER ELECTRONICS; MOSFET DEVICES; RADIO WAVES; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICES;

CIRCUIT OPTIMIZATION; CMOS TECHNOLOGY; LINEARITY; MOSFET CIRCUITS; RADIO FREQUENCIES;

RADIO FREQUENCY AMPLIFIERS;

EID: 14544290295     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RAWCON.2003.1227950     Document Type: Conference Paper

References (13)

1. S. Voinigescu et al., "An Assessment of the State-of-the-art 0.5mm bluk CMOS Technology for RF Applications," Technical Digest International Electron Devices Meeting, pp. 721-4, 1995.
2. X. Li et al., "A Comparison of CMOS and SiGe LNA's and Mixers for Wireless LAN Application," Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, pp. 531-534, May 2001.
3. D. Pehlke et al., "High-frequency Application of MOS Conpact Models and Their Development for Scalable RF Model Libraries," Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, pp. 219-222, May 1998.
4. J. Deen et al., "MOSFET Modeling for Low-noise RF Circuit Design," Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, pp. 201-205, May 2002.
5. D. Su et al., "A 5 GHz Transceiver for 802.11a Wireless LAN," IEEE 2002 Intl. Solid-State Circuits Conference, pp. 92-93, 2002.
6. V. Aparin, "Effect of Out-of-band Terminations on Intermodulation Distortion in Common-Emitter Circuits," IEEE MTT-S Digest, pp. 977-980, 1999.
7. K. Fong and R. Meyer, "High-Frequency Nonlinear Analysis of Common-Emitter and Differential-Pair Transconductance Stages," IEEE Journal of Solid-State Circuits, vol. 33, pp. 548-549, Apr. 1998.
8. M. Heijden et al., "A Novel Frequency-Independent Third Order Intermodulation Distortion-Cancellation Technique for BJT Amplifiers," IEEE Journal of Solid-State Circuits, vol. 37, no. 9, pp. 1176-1183, 2002.
9. B. Kim et al., "Highly Linear CMOS RF MMIC Amplifier Using Multiple Gated Transistors and its Volterra Series Analysis," 2001 IEEE MTT-S International Microwave Symposium Digest, vol. 1, pp. 515-518, 2001.
10. Y. Tsividis, Operation and Modeling of the MOS Transistor. McGraw Hill, 1999.
11. S. Narayanan, "Transistor Distortion Analysis using Volterra Series Representation," Bell System Technical Journal, pp. 991-1024, 1967.
12. P. Wambacq and other, Distortion Analysis of Analog Integrated Circuits. Kluwer Academic, 1998.
13. S. Maas, Nonlinear Microwave Circuits. IEEE Press, 1997.