Robust derivative superposition method for linearising broadband LNAs

Electronics Letters

Volumn 45, Issue 9, 2009, Pages 435-436

  Geddada, H M ^a   Park, J W ^a   Silva Martinez, J ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGIES; COMPENSATING CIRCUITS; INPUT IMPEDANCES; INPUT SIGNALS; LINEARISATION; NON LINEARITIES; POWER CONSUMPTION; SIMULATION RESULTS; STRONG INVERSIONS; SUBTHRESHOLD REGIONS; SUPERPOSITION METHODS; SUPPLY VOLTAGES;

AUDIO FREQUENCY AMPLIFIERS; BROADBAND AMPLIFIERS; CMOS INTEGRATED CIRCUITS; ELECTRIC IMPEDANCE; FREQUENCY RESPONSE; LOW NOISE AMPLIFIERS;

TRANSISTORS;

EID: 65349184656     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el.2009.3168     Document Type: Article

References (13)

1. Chang, Y.C., Abidi, A.A., and Gaitan, M.: ' Large suspended inductors on silicon and their use in a 2-μm CMOS RF amplifier ', IEEE Electron Device Lett., 1993, 14, p. 246-248 10.1109/55.215182 0741-3106
2. Chehrazi, S., Mirzaei, A., Bagheri, R., and Abidi, A.A.: ' A 6.5 GHz wideband CMOS low noise amplifier for multi-band use ', Proc. IEEE Custom Integrated Circuits Conf., San Jose, CA, USA, September, 2005, p. 801-804 (Pubitemid 46288348)
3. Zhan, J.-H.C., and Taylor, S.: ' A 5 GHz resistive-feedback CMOS LNA for low-cost multi-standard application ', IEEE ISSCC Tech. Dig., San Francisco, CA, USA, 2006, p. 200
4. Pedro, J.C., and Perez, J.: ' Design techniques for low in-band intermodulation distortion amplifiers ', Microw. J., 1994, p. 94-104 0026-2897
5. Qu, G., and Parker, A.E.: ' Analysis of inter modulation nulling in HEMT's ', Optoelectronics and Microelectronic Materials and Devices Conf., Canberra, Australia, December, 1996, p. 227-230
6. Toole, B., Plett, C., and Cloutier, M.: ' RF circuit implications of moderate inversion enhanced linear region in MOSFETs ', IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., 2004, 51, (2), p. 319-328 10.1109/TCSI.2003. 822400 1057-7122
7. Aparin, V., Brown, G., and Larson, L.E.: ' Linearization of CMOS LNA's via optimum gate biasing ', IEEE Int. Circuits System Symp., Vancouver, BC, Canada, May, 2004, IV, p. 748-751
8. Kim, B., Ko, J.-S., and Lee, K.: ' A new linearisation technique for MOSFET RF amplifier using multiple gated transistors ', IEEE Microw. Guid. Wave Lett., 2000, 10, (9), p. 371-373 1051-8207
9. Kim, T.W., Kim, B., and Lee, K.: ' Highly linear receiver front-end adopting MOSFET transconductance linearisation by multiple gated transistors ', IEEE J. Solid-State Circuits, 2004, 39, (1), p. 223-229 0018-9200
10. Ganesan, S., Sánchez-Sinencio, E., and Silva-Martinez, J.: ' A highly linear low noise amplifier ', IEEE Trans. Microw. Theory Tech., 2006, 54, (12), p. 4079-4085 10.1109/TMTT.2006.885889 0018-9480 (Pubitemid 46372415)
11. Aparin, V., and Larson, L.E.: ' Modified derivative superposition method for linearizing FET low-noise amplifiers ', IEEE Trans. Microw. Theory Tech., 2005, 53, (2), p. 571-581 10.1109/TMTT.2004.840635 0018-9480
12. Perumana, B.G., Zhan, J.-H.C., Taylor, S., and Laskar, J.: ' A 12 mW, 7.5 GHz bandwidth, inductor less CMOS LNA for low-power, low-cost, multi-standard receivers ', Proc. IEEE RFIC Symp., Honolulu, HI, USA, 2007, p. 57 (Pubitemid 47486619)
13. Tanaka, S., Behbahani, F., and Abidi, A.A.: ' A linearization technique for CMOS RF power amplifiers ', Symp. on VLSI Circuits, Dig. Tech. Pprs, Kyoto, Japan, 1997