Low-power hypercube divided memory FFT engine using 3D integration

ACM Transactions on Design Automation of Electronic Systems

Volumn 16, Issue 1, 2010, Pages

  Thorolfsson, Thorlindur ^a   Melamed, Samson ^a   Davis, W Rhett ^a   Franzon, Paul D ^a  

^a North Carolina State University   (United States)

Author keywords

3DIC; FFT; Scaling; TSV

Indexed keywords

3-D INTEGRATION; 3DIC; A-THERMAL; FFT; FLOATING POINT FFT PROCESSOR; HYPERCUBE; LOW POWER; MEMORY ACCESS; POWER CONSUMPTION; SCALING; TOOL FLOW; TSV;

GEOMETRY; THERMOANALYSIS; THREE DIMENSIONAL;

FAST FOURIER TRANSFORMS;

EID: 78650269268     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1870109.1870114     Document Type: Article

References (30)

1. BANERJEE, K., SOURI, S., KAPUR, P., AND SARASWAT, K. 2001. 3-d ics: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 5, 602-633.
2. BI, G. AND JONES, E. 1989. A pipelined fft processor for word-sequential data. IEEE Trans. Acous. Speech Signal Proces. 37, 12, 1982-1985.
3. BURNS, J., AULL, B., CHEN, C., CHEN, C.-L., KEAST, C., KNECHT, J., SUNTHARALINGAM, V., WARNER, K.,WYATT, P., AND YOST, D. 2006. A wafer-scale 3-D circuit integration technology. IEEE Trans. Electron. Devices 53, 10, 2507-2516.
4. CHENG, Y.-K., RAHA, P., TENG, C.-C., ROSENBAUM, E., AND KANG, S.-M. 1998. ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips. IEEE Trans. Comput.-Aid. Des. 17, 8, 668-681.
5. COOLEY, J.W. AND TUKEY, J. W. 1965. An algorithmfor themachine calculation of complex fourier series. Math. Comput. 19, 90, 297-301.
6. DAS, S., CHANDRAKASAN, A., AND REIF, R. 2004. Calibration of rent's rule models for threedimensional integrated circuits. IEEE Trans. VLSI Syst. 12, 4, 359-366.
7. DAVIS, W. R.,WILSON, J.,MICK, S., XU, J., HUA, H., MINEO, C., SULE, A. M., STEER, M., AND FRANZON, P. D. 2005. Demystifying 3D ICs: The pros and cons of going vertical. IEEE Des. Test Comput. 22, 6, 498-510.
8. DENG, Y. AND MALY, W. P. 2001. Interconnect characteristics of 2.5-d system integration scheme. In Proceedings of the International Symposium on Physical Design (ISPD'01). ACM, New York, 171-175.
9. DUHAMEL, P. AND HOLLMANN, H. 1984. 'split radix' fft algorithm. Electron. Lett. 20, 1, 14-16.
10. GOPLEN, B. AND SAPATNEKAR, S. 2006. Placement of thermal vias in 3-D ICs using various thermal objectives. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 25, 4, 692-709.
11. HE, S. AND TORKELSON, M. 1998. Designing pipeline fft processor for ofdm (de)modulation. In Proceedings of the ISSSE URSI International Symposium on Signals, Systems, and Electronics. 257-262.
12. HENTSCHKE, R., FLACH, G., PINTO, F., AND REIS, R. 2006. Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing. In Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design (SBCCI'06). 220-225.
13. HO, R.,MAI, K., AND HOROWITZ, M. 2001. The future of wires. Proc. IEEE 89, 4, 490-504.
14. JACOB, P., ERDOGAN, O., ZIA, A., BELEMJIAN, P., KRAFT, R., AND MCDONALD, J. 2005. Predicting the performance of a 3d processor-memory chip stack. IEEE Des. Test Comput. 22, 6, 540-547.
15. LI, X., MA, Y., HONG, X., AND DONG, S. 2007. Thermal-Aware incremental floorplanning for 3d ics. In Proceedings of the 7th International Conference ASICON'07. 1092-1095.
16. LIN, Y.-W.,LIU, H.-Y., AND LEE, C.-Y. 2004. A dynamic scaling fft processor for dvb-t applications. IEEE J. Solid-State Circ. 39, 11, 2005-2013.
17. PATTI, R. 2006. Three-dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94, 6, 1214-1224.
18. PREAS, B. AND VANCLEEMPUT, W. 1979. Placement algorithms for arbitrarily shaped blocks. In Proceedings of the 16th Conference on Design Automation. 474-480.
19. RABINER, L. AND GOLD, B. 1975. Theory and Application of Digital Signal Processing. Prentice- Hall, Inc.
20. SUN, K., DONG, X., XIE, Y., LI, J., AND CHEN, Y. 2009. A novel architecture of the 3d stacked mram l2 cache for cmps. In Proceedings of the 15th IEEE International Symposium on High Performance Computer Architecture (HPCA'09). 239-249.
21. SUNG, T.-Y.,HSIN, H.-C., AND CHENG, Y.-P. 2010. Low-power and high-speed cordic-based splitradix fft processor for ofdm systems. Digit. Signal Proces. 20, 2, 511-527.
22. SUNTHARALINGAM, V., BERGER, R., BURNS, J., CHEN, C., KEAST, C., KNECHT, J., LAMBERT, R., NEWCOMB, K., O'MARA, D., RATHMAN, D., SHAVER, D., SOARES, A., STEVENSON, C., TYRRELL, B.,WARNER, K.,WHEELER, B., YOST, D.-R., AND YOUNG, D. 2005. Megapixel cmos image sensor fabricated in three-dimensional integrated circuit technology. In Proceedings of the IEEE International Solid-State Circuits Conference. (Digest of Technical Papers) 356-357. (Pubitemid 41696601)
23. THOROLFSSON, T., GONSALVES, K., AND FRANZON, P. 2009a. Design automation for a 3dic fft processor for synthetic aperture radar: A case study. In Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC'09). 51-56.
24. THOROLFSSON, T., MOEZZI-MADANI, N., AND FRANZON, P. 2009b. A low power 3D integrated FFT engine using hypercube memory division. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISPLED'09). 231-236.
25. THOROLFSSON, T., LUO, G., CONG, J., AND FRANZON, P. 2010. Logic-on-logic 3d integration and placement. In Proceedings of the IEEE International Conference on 3D System Integration (3DIC'10).
26. VOLDER, J. E. 1959. The cordic trigonometric computing technique. IRE Trans. Electron. Comput. EC-8, 3, 330-334.
27. WILTON, S. AND JOUPPI, N. 1996. CACTI: an enhanced cache access and cycle time model. IEEE J. Solid-State Circ. 31, 5, 677-688.
28. WOLD, E. AND DESPAIN, A. 1984. Pipeline and parallel-pipeline fft processors for vlsi implementations. IEEE Trans. Comput. C-33, 5, 414-426.
29. XIE, Y., LOH, G. H., BLACK, B., AND BERNSTEIN, K. 2006. Design space exploration for 3d architectures. J. Emerg. Technol. Comput. Syst. 2, 2, 65-103.
30. ZHOU, L., WAKAYAMA, C., AND SHI, C.-J. 2007. Cascade: A standard supercell design methodology with congestion-driven placement for three-dimensional interconnect-heavy very large-scale integrated circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 26, 7, 1270-1282.