Design automation for a 3DIC FFT processor for synthetic aperture radar: A case study

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 51-56

  Thorolfsson, Thorlindur ^a   Gonsalves, Kiran ^a   Franzon, Paul D ^a  

^a North Carolina State University   (United States)

Author keywords

3DIC; FFT; SAR; TSV

Indexed keywords

3DIC; DESIGN AUTOMATIONS; DESIGN FLOWS; FFT; FFT PROCESSORS; MAXIMUM OPERATING FREQUENCY; MEMORY ARCHITECTURE; MEMORY OPERATIONS; SAR; SILICON AREA; TSV; VERTICAL DIMENSIONS; WIRE LENGTH;

AUTOMATION; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; IMAGE CLASSIFICATION; IMAGING SYSTEMS; PHOTOACOUSTIC EFFECT; RADAR; RADAR ANTENNAS; SYNTHETIC APERTURE RADAR; SYNTHETIC APERTURES;

FAST FOURIER TRANSFORMS;

EID: 70350710798     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. J. Burns, B. Aull, C. Chen, C.-L. Chen, C. Keast, J. Knecht, V. Suntharalingam, K. Warner, P. Wyatt, and D. Yost. A wafer-scale 3-D circuit integration technology. IEEE Transactions on Electron Devices, 53(10):2507-2516, October 2006.
2. P. Clarke. Eda's big three unready for 3d chip packaging. EE Times Asia Online, October 2007.
3. J. W. Cooley and J. W. Tukey. An algorithm for the machine calculation of complex fourier series. Mathematics of Computation, 19(90):297-301, 1965.
4. S. Das, A. Chandrakasan, and R. Reif. Design tools for 3-d integrated circuits. In ASPDAC: Proceedings of the 2003 conference on Asia South Pacific design automation, pages 53-56, New York, NY, USA, 2003. ACM.
5. W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon. Demystifying 3D ICs: The Pros and Cons of Going Vertical. IEEE Design And Test of Computers, 22(6):498-510, Nov.-Dec. 2005.
6. C. Hein, J. Pridgen, and W. Kline. RASSP Virtual Prototyping of DSP Systems. Design Automation Conference DAC 97, pages 492-497, 1997.
7. R. Ho, K. Mai, and M. Horowitz. The Future of Wires. Proceedings of the IEEE, 89(4):490-504, 2001.
8. M. Jin and C. Wu. SAR correlation algorithm which accommodates large-range migration. IEEE Transactions on Geoscience and Remote Sensing, 22(6):592-597, 1984.
9. Massachusetts Institute of Technology Lincoln Labs. MITLL Low-Power FDSOI CMOS Process Design Guide, revision 2008:6 edition, September 2008.
10. A. Rahman and R. Reif. Thermal analysis of three-dimensional (3-d) integrated circuits (ics). Interconnect Technology Conference, 2001. Proceedings of the IEEE 2001 International, pages 157-159, 2001.
11. T. Sansaloni, A. Pérez-Pascual, V. Torres, and J. Valls. Scheme for Reducing the Storage Requirements of FFT Twiddle Factors on FPGAs. The Journal of VLSI Signal Processing, 47(2):183-187, 2007.
12. V. Suntharalingam, R. Berger, J. Burns, C. Chen, C. Keast, J. Knecht, R. Lambert, K. Newcomb, D. O'Mara, D. Rathman, D. Shaver, A. Soares, C. Stevenson, B. Tyrrell, K. Warner, B. Wheeler, D.-R. Yost, and D. Young. Megapixel cmos image sensor fabricated in three-dimensional integrated circuit technology. Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, pages 356-357 Vol. 1, Feb. 2005.
13. S. Wilton and N. Jouppi. CACTI: an enhanced cache access and cycle time model. Solid-State Circuits, IEEE Journal of, 31(5):677-688, 1996.