Low-power and high-speed CORDIC-based split-radix FFT processor for OFDM systems

Digital Signal Processing: A Review Journal

Volumn 20, Issue 2, 2010, Pages 511-527

  Sung, Tze Yun ^a   Hsin, Hsi Chin ^b   Cheng, Yi Peng ^a  

^a CHUNG HUA UNIVERSITY   (Taiwan)

^b NATIONAL UNITED UNIVERSITY   (Taiwan)

Author keywords

CORDIC; FFT; OFDM systems; Split radix

Indexed keywords

ASYMMETRIC DIGITAL SUBSCRIBER LINES (ADSL); AUDIO SYSTEMS; CHANNEL ESTIMATION; COMPUTER GRAPHICS; DIGITAL COMPUTERS; DIGITAL VIDEO BROADCASTING (DVB); INTEROPERABILITY; MODEMS; MULTIMEDIA SYSTEMS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; RADIO BROADCASTING; TELEPHONE LINES; ULTRA-WIDEBAND (UWB); WIMAX;

CO-ORDINATE ROTATION DIGITAL COMPUTERS; CONTROL SIGNAL; CORDIC; DIGITAL VIDEO BROADCASTING - TERRESTRIALS; FFT PROCESSORS; HIGH SPEED; OFDM SYSTEMS; SPLIT-RADIX;

FAST FOURIER TRANSFORMS;

EID: 76349087605     PISSN: 10512004     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.dsp.2009.08.008     Document Type: Article

References (24)

1. Sung T.Y. Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations. IEE Proc.-Vis. Image Signal Process. 153 4 (2006) 405-410
2. J.C. Kuo, C.H. Wen, A.Y. Wu, Implementation of a programmable 64/spl sim/2048-point FFT/IFFT processor for OFDM-based communication systems, in: Proceedings of the 2003 International Symposium on Circuits and Systems, vol. 2, 25-28 May 2003, pp. II-121-II-124
3. Xiaojin L., Lai Z., and Cui C.J. A low power and small area FFT processor for OFDM demodulator. IEEE Trans. Consumer Electron. 53 2 (2007) 274-277
4. 16 FFT processor for MB-OFDM UWB systems, in: Proceedings of the 2006 IEEE International Symposium on Circuits and Systems, May 2006
5. Cortes A., Velez I., Sevillano J.F., and Irizar A. An approach to simplify the design of IFFT/FFT cores for OFDM systems. IEEE Trans. Consumer Electron. 52 1 (2006) 26-32
6. Y.H. Lee, T.H. Yu, K.K. Huang, A.Y. Wu, Rapid IP design of variable-length cached-FFT processor for OFDM-based communication systems, in: IEEE Workshop on Signal Processing Systems Design and Implementation, October 2006, pp. 62-65
7. C.L. Wey, W.C. Tang, S.Y. Lin, Efficient memory-based FFT architectures for digital video broadcasting (DVB-T/H), in: 2007 International Symposium on VLSI Design, Automation and Test, 25-27 April 2007, pp. 1-4
8. Lin Y.W., Liu H.Y., and Lee C.Y. A 1-GS/s FFT/IFFT processor for UWB applications. IEEE J. Solid-State Circ. 40 8 (2005) 1726-1735
9. Thompson C.D. Fourier transform in VLSI. IEEE Trans. Comput. 32 11 (1983) 1047-1057
10. Wold E.H., and Despain A.M. Pipelined and parallel-pipelined FFT processor for VLSI implementation. IEEE Trans. Comput. 33 5 (1984) 414-426
11. T. Widhe, Efficient implementation of FFT processing elements, Linkoping Studies in Science and Technology, thesis No. 619, Linkoping University, Sweden, 1997
12. P. Duhamel, H. Hollmann, Implementation of "split-radix" FFT algorithms for complex, real, and real symmetric data, in: IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 10, April 1985, pp. 784-787
13. A.A. Petrovsky, S.L. Shkredov, Automatic generation of split-radix 2-4 parallel-pipeline FFT processors: Hardware reconfiguration and core optimizations, in: International Symposium on Parallel Computing in Electrical Engineering, 2006, pp. 181-186
14. Bouguezel S., Ahmad M.O., and Swamy M.N.S. A new radix-2/8 FFT algorithm for length-q/spl times/2/sup m/ DFTs. IEEE Trans. Circ. Syst. I: Fundament. Theory Appl. 51 9 (2004) 1723-1732
15. Yeh W.C., and Jen C.W. High-speed and low-power split-radix FFT. IEEE Trans. Acoust. Speech Signal Process. 51 3 (2003) 864-874
16. Ercegovac M.D., and Lang T. CORDIC algorithm and implementations. Digital Arithmetic (2004), Morgan Kaufmann Chapter 11
17. Sung T.Y., and Hsin H.C. Fixed-point error analysis of CORDIC arithmetic for special-purpose signal processors. IEICE Trans. Fundament. Electron. Commun. Comput. Sci. E90-A (9) (2007) 2006-2013
18. Lin Y.W., Liu H.Y., and Lee C.Y. A dynamic scaling FFT processor for DVB-T applications. IEEE J. Solid-State Circ. 39 11 (2004) 2005-2013
19. Chang W.H., and Nguyen T.Q. On the fixed-point accuracy analysis of FFT algorithm. IEEE Trans. Signal Process. 56 10 (2008) 4673-4682
20. Xilinx FPGA products, http://www.xilinx.com/products
21. TSMC 0.18 μm CMOS Design Libraries and Technical Data, v.3.2, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan, and National Chip Implementation Center (CIC), National Science Council, Hsinchu, Taiwan, ROC, 2006
22. Cadence design systems, http://www.cadence.com/products/pages/default.aspx
23. H.L. Lin, H. Lin, R.C. Chang, S.W. Chen, C.Y. Liao, C.H. Wu, A high-speed highly pipelined 2N-point FFT architecture for a dual OFDM processor, in: Proceedings of the International Conference on Mixed Design of Integrated Circuits and System, June 2006, pp. 627-631
24. T.Y. Sung, C.S. Chen, A parallel-pipelined processor for fast Fourier transform, in: Fourth IEEE Asia-Pacific Conference on Advanced System Integration Circuits (AP-ASIC), 2004, pp. 194-197